

100343 Low Power 8-Bit Latch

General Description

The 100343 contains eight D-type latches, individual inputs, (D_n), outputs (Q_n), a common enable pin (\bar{E}), and a latch enable pin (\overline{LE}). A Q output follows its D input when both \bar{E} and \overline{LE} are LOW. When either \bar{E} or \overline{LE} (or both) are HIGH, a latch stores the last valid data present on its D input prior to \bar{E} or \overline{LE} going HIGH.


The 100343 outputs are designed to drive a 50 Ω termination resistor to -2.0V. All inputs have 50 k Ω pull-down resistors.

Features

- Low power operation
- 2000V ESD protection
- Voltage compensated operating range = -4.2V to -5.7V
- Available to industrial grade temperature range
- Available to MIL-STD-883




Ordering Code:

Logic Symbol




Pin Names	Description
D_0 - D_7	Data Inputs
\bar{E}	Enable Input
\overline{LE}	Latch Enable Input
Q_0 - Q_7	Data Outputs
NC	No Connect

Connection Diagrams



Logic Diagram



Truth Table

Inputs			Outputs
D_n	\overline{E}	\overline{LE}	Q_n
L	L	L	L
H	L	L	H
X	H	X	Latched (Note 1)
X	X	H	Latched (Note 1)

H = HIGH voltage level

L = LOW voltage level

X = Don't care

Note 1: Retains data present before either \overline{LE} or \overline{E} went HIGH

Absolute Maximum Ratings (Note 2)

Storage Temperature (T_{STG})	-65°C to +150°C
Maximum Junction Temperature (T_J)	
Ceramic	+175°C
Plastic	+150°C
V_{EE} Pin Potential to Ground Pin	-7.0V to +0.5V
Input Voltage (DC)	V_{EE} to +0.5V
Output Current (DC Output HIGH)	-50 mA
ESD (Note 3)	$\geq 2000V$

Recommended Operating Conditions

Case Temperature (T_C)	
Commercial	0°C to +85°C
Industrial	-40°C to +85°C
Military	-55°C to +125°C
Supply Voltage (V_{EE})	-5.7V to -4.2V

Note 2: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: ESD testing conforms to MIL-STD-883, Method 3015.

Commercial Version DC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$, $T_C = 0^\circ C$ to $+85^\circ C$ (Note 4)

Symbol	Parameter	Min	Typ	Max	Units	Conditions	
V_{OH}	Output HIGH Voltage	-1025	-955	-870	mV	$V_{IN} = V_{IH}$ (Max) or V_{IL} (Min)	Loading with 50Ω to -2.0V
V_{OL}	Output LOW Voltage	-1830	-1705	-1620	mV		
$V_{OH(C)}$	Output HIGH Voltage	-1035			mV	$V_{IN} = V_{IH}$ (Min) or V_{IL} (Max)	Loading with 50Ω to -2.0V
$V_{OL(C)}$	Output LOW Voltage			-1610	mV		
V_{IH}	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal for All Inputs	
V_{IL}	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal for All Inputs	
I_{IL}	Input LOW Current	0.50			μA	$V_{IN} = V_{IL}$ (Min)	
I_{IH}	Input HIGH Current			240	μA	$V_{IN} = V_{IH}$ (Max)	
I_{EE}	Power Supply Current				mA	Inputs Open	
		-95		-55		$V_{EE} = -4.2V$ to $-4.8V$	
		-97		-55		$V_{EE} = -4.2V$ to $-5.7V$	

Note 4: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

Commercial Version DIP AC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = 0^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
t_{PLH}	Propagation Delay	0.80	2.00	0.80	2.00	0.80	2.20	ns	Figures 1, 2, 3 (Note 5)
t_{PHL}	D_n to Output								
t_{PLH}	Propagation Delay	1.40	2.90	1.40	2.90	1.60	3.10	ns	Figures 1, 2, 3 (Note 5)
t_{PHL}	\overline{LE} , \overline{E} to Output								
t_{TLH}	Transition Time	0.45	2.00	0.45	2.00	0.45	2.00	ns	Figures 1, 3
t_{THL}	20% to 80%, 80% to 20%								
t_s	Setup Time							ns	Figures 1, 4
	D_0-D_7	1.0		1.0		1.1			
t_h	Hold Time							ns	Figures 1, 4
	D_0-D_7	0.1		0.1		0.1			
$t_{pw(H)}$	Pulse Width HIGH							ns	Figures 1, 4
	\overline{LE} , \overline{E}	2.00		2.00		2.00			

Note 5: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

Commercial Version PCC and Cerpack AC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = 0^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
t_{PLH}	Propagation Delay	0.80	1.80	0.80	1.80	0.80	2.00	ns	Figures 1, 2, 3 (Note 7)
t_{PHL}	D_n to Output								
t_{PLH}	Propagation Delay	1.40	2.70	1.40	2.70	1.60	2.90	ns	Figures 1, 2, 3 (Note 7)
t_{PHL}	\overline{LE} , \overline{E} to Output								
t_{TLH}	Transition Time	0.45	1.90	0.45	1.90	0.45	1.90	ns	Figures 1, 3
t_{THL}	20% to 80%, 80% to 20%								
t_s	Setup Time								
	D_0-D_7	0.90		0.90		1.00		ns	Figures 1, 4
t_h	Hold Time								
	D_0-D_7	0.0		0.0		0.0		ns	Figures 1, 4
$t_{pw(H)}$	Pulse Width HIGH								
	\overline{LE} , \overline{E}	2.00		2.00		2.00		ns	Figures 1, 4
t_{OSHL}	Maximum Skew Common Edge Output-to-Output Variation Data to Output Path		340		340		340	ps	PCC Only (Note 6)
t_{OSLH}	Maximum Skew Common Edge Output-to-Output Variation Data to Output Path		440		440		440	ps	PCC Only (Note 6)
t_{OST}	Maximum Skew Opposite Edge Output-to-Output Variation Data to Output Path		480		480		480	ps	PCC Only (Note 6)
t_{PS}	Maximum Skew Pin (Signal) Transition Variation Data to Output Path		300		300		300	ps	PCC Only (Note 6)

Note 6: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (t_{OSHL}), or LOW to HIGH (t_{OSLH}), or in opposite directions both HL and LH (t_{OST}). Parameters t_{OST} and t_{PS} guaranteed by design.

Note 7: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

Industrial Version PCC DC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$, $T_C = -40^\circ C$ to $+85^\circ C$ (Note 8)

Symbol	Parameter	$T_C = -40^\circ C$		$T_C = 0^\circ C$ to $+85^\circ C$		Units	Conditions	
		Min	Max	Min	Max			
V_{OH}	Output HIGH Voltage	-1085	-870	-1025	-870	mV	$V_{IN} = V_{IH} (Max)$ or $V_{IL} (Min)$	Loading with 50Ω to -2.0V
V_{OL}	Output LOW Voltage	-1830	-1575	-1830	-1620	mV		
V_{OHC}	Output HIGH Voltage	-1095		-1035		mV	$V_{IN} = V_{IH} (Min)$ or $V_{IL} (Max)$	Loading with 50Ω to -2.0V
V_{OLC}	Output LOW Voltage		-1565		-1610	mV		
V_{IH}	Input HIGH Voltage	-1170	-870	-1165	-870	mV	Guaranteed HIGH Signal for All Inputs	
V_{IL}	Input LOW Voltage	-1830	-1480	-1830	-1475	mV	Guaranteed LOW Signal for All Inputs	
I_{IL}	Input LOW Current	0.50		0.50		μA	$V_{IN} = V_{IL} (Min)$	
I_{IH}	Input HIGH Current		240		240	μA	$V_{IN} = V_{IH} (Max)$	
I_{EE}	Power Supply Current						Inputs Open	
		-95	-50	-95	-55	mA	$V_{EE} = -4.2V$ to $-4.8V$	
		-97	-50	-97	-55		$V_{EE} = -4.2V$ to $-5.7V$	

Industrial Version PCC DC Electrical Characteristics (Continued)

Note 8: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

Industrial Version PCC AC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = -40^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay D_n to Output	0.80	1.80	0.80	1.80	0.80	2.00	ns	Figures 1, 2, 3 (Note 9)
t_{PLH} t_{PHL}	Propagation Delay $\overline{LE}, \overline{E}$ to Output	1.40	2.70	1.40	2.70	1.60	2.90	ns	Figures 1, 2, 3 (Note 9)
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.40	2.50	0.45	1.90	0.45	1.90	ns	Figures 1, 3
t_s	Setup Time D_0-D_7	0.60		0.90		1.00		ns	Figures 1, 4
t_h	Hold Time D_0-D_7	0.8		0.0		0.0		ns	Figures 1, 4
$t_{pw(H)}$	Pulse Width HIGH $\overline{LE}, \overline{E}$	2.40		2.00		2.00		ns	Figures 1, 4

Note 9: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

Military Version DC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$, $T_C = -55^\circ C$ to $+125^\circ C$

Symbol	Parameter	Min	Max	Units	T_C	Conditions	Notes	
V_{OH}	Output HIGH Voltage	-1025	-870	mV	$0^\circ C$ to $+125^\circ C$	$V_{IN} = V_{IH} (Max)$ or $V_{IL} (Min)$	Loading with 50Ω to $-2.0V$	1, 2, 3
		-1085	-870	mV	$-55^\circ C$			
V_{OL}	Output LOW Voltage	-1830	-1620	mV	$0^\circ C$ to $+125^\circ C$	$V_{IN} = V_{IH} (Max)$ or $V_{IL} (Min)$	Loading with 50Ω to $-2.0V$	1, 2, 3
		-1830	-1555	mV	$-55^\circ C$			
V_{OHC}	Output HIGH Voltage	-1035		mV	$0^\circ C$ to $+125^\circ C$	$V_{IN} = V_{IH} (Max)$ or $V_{IL} (Min)$	Loading with 50Ω to $-2.0V$	1, 2, 3
		-1085		mV	$-55^\circ C$			
V_{OLC}	Output LOW Voltage		-1610	mV	$0^\circ C$ to $+125^\circ C$	$V_{IN} = V_{IH} (Max)$ or $V_{IL} (Min)$	Loading with 50Ω to $-2.0V$	1, 2, 3
			-1555	mV	$-55^\circ C$			
V_{IH}	Input HIGH Voltage	-1165	-870	mV	$-55^\circ C$ to $+125^\circ C$	Guaranteed HIGH Signal for All Inputs	1, 2, 3, 4	
V_{IL}	Input LOW Voltage	-1830	-1475	mV	$-55^\circ C$ to $+125^\circ C$	Guaranteed LOW Signal for All Inputs	1, 2, 3, 4	
I_{IL}	Input LOW Current	0.50		μA	$-55^\circ C$ to $+125^\circ C$	$V_{EE} = -4.2V$ $V_{IN} = V_{IL} (Min)$	1, 2, 3	
I_{EE}	Power Supply Current	-100	-35	mA	-55 to $+125^\circ C$	$V_{EE} = -4.2V$ to $-4.8V$ $V_{EE} = -4.2V$ to $-5.7V$	1, 2, 3	
		-105	-35	mA	$+125^\circ C$			

Military Version DC Electrical Characteristics (Continued)

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$, $T_C = -55^\circ C$ to $+125^\circ C$

Symbol	Parameter	Min	Max	Units	T_C	Conditions	Notes
I_{IH}	Input HIGH Current		240	μA	$0^\circ C$ to $+125^\circ C$	$V_{EE} = -5.7V$ $V_{IN} = V_{IH} (Max)$	1, 2, 3
			340	μA	$-55^\circ C$		
I_{EE}	Power Supply Current				$-55^\circ C$ to $+125^\circ C$	Inputs Open	1, 2, 3
		-100	-35	mA		$V_{EE} = -4.2V$ to $-4.8V$	
		-105	-35			$V_{EE} = -4.2V$ to $-5.7V$	

Note 10: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals $-55^\circ C$), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

Note 11: Screen tested 100% on each device at $-55^\circ C$, $+25^\circ C$, and $+125^\circ C$, Subgroups 1, 2, 3, 7, and 8.

Note 12: Sample tested (Method 5005, Table I) on each manufactured lot at $-55^\circ C$, $+25^\circ C$, and $+125^\circ C$, Subgroups A1, 2, 3, 7, and 8.

Note 13: Guaranteed by applying specified input condition and testing V_{OH}/V_{OL} .

Military Version AC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = -55^\circ C$		$T_C = +25^\circ C$		$T_C = +125^\circ C$		Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max			
t_{PLH}	Propagation Delay	0.50	2.70	0.50	2.30	0.50	2.80	ns	Figures 1, 2, 3	(Notes 14, 15, 16, 18)
t_{PHL}	D_n to Output									
t_{PLH}	Propagation Delay	0.90	3.40	1.0	3.10	1.10	3.90	ns	Figures 1, 2, 3	(Notes 14, 15, 16, 18)
t_{PHL}	\overline{LE} , \overline{E} to Output									
t_{TLH}	Transition Time	0.40	2.50	0.40	2.40	0.40	2.70	ns	Figures 1, 3	(Note 17)
t_{THL}	20% to 80%, 80% to 20%									
t_s	Setup Time								Figures 1, 4	(Note 17)
	D_0-D_7	0.60		0.60		0.60				
t_h	Hold Time								Figures 1, 4	(Note 17)
	D_0-D_7	1.50		1.50		1.70				
$t_{pw(H)}$	Pulse Width HIGH								Figures 1, 4	(Note 17)
	\overline{LE} , \overline{E}	2.40		2.40		2.40				

Note 14: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals $-55^\circ C$), then testing immediately after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.


Note 15: Screen tested 100% on each device at $+25^\circ C$ temperature only, Subgroup A9.

Note 16: Sample tested (Method 5005, Table I) on each manufactured lot at $+25^\circ C$, Subgroup A9, and at $+125^\circ C$ and $-55^\circ C$ temperatures, Subgroups A10 and A11.

Note 17: Not tested at $+25^\circ C$, $+125^\circ C$, and $-55^\circ C$ temperature (design characterization data).

Note 18: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

Test Circuitry



DS010250-6

Note 19: $V_{CC}, V_{CCA} = +2V, V_{EE} = -2.5V$

Note 20: L1 and L2 = equal length 50Ω impedance lines

$R_T = 50\Omega$ terminator internal to scope


Decoupling 0.1 μF from GND to V_{CC} and V_{EE}

All unused outputs are loaded with 50Ω to GND

C_L = Fixture and stray capacitance ≤ 3 pF


FIGURE 1. AC Test Circuit

Switching Waveforms




DS010250-7

FIGURE 2. Propagation Delays



DS010250-8

FIGURE 3. Propagation and Transition Times




DS010250-9

FIGURE 4. Setup, Hold and Pulse Width Times


Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:




DS010250-10

Physical Dimensions inches (millimeters) unless otherwise noted




24-Pin Ceramic Dual-In-Line Package (D)
Package Number J24E



24-Lead Plastic Dual-In-Line Package (P)
Package Number N24E


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



**28-Pin Plastic Leaded Chip Carrier (Q)
Package Number V28A**

V28A (REV K)

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



W24B (REV D)

**24-Lead Quad Cerpak (F)
Package Number W24B**

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation
Americas
Customer Response Center
Tel: 1-888-522-5372

Fairchild Semiconductor Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: +852 2737-7200
Fax: +852 2314-0061

National Semiconductor Japan Ltd.
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179

www.fairchildsemi.com