GENERAL DESCRIPTION

The AD7520 and AD7521 are monolithic, high accuracy, low cost 10-bit and 12-bit resolution, multiplying digital-to-analog converters (DAC). Intersil's thin-film on CMOS processing gives up to 10-bit accuracy with TTL/CMOS compatible operation. Digital inputs are fully protected against static discharge by diodes to ground and positive supply.

Typical applications include digital/analog interfacing, multiplication and division, programmable power supplies, CRT character generation, digitally controlled gain circuits, integrators and attenuators, etc.


ORDERING INFORMATION

Nonlinearity	Part Number/Package				
	CERDIP				
0.2% (8-Bit)	AD7520SD*				
	AD7521SD*				
0.1% (9-Bit)	AD7520TD*				
	AD7521TD*				
0.05% (10-Bit)	AD7520UD*				
	AD7521UD*				
TEMPERATURE RANGE	-55°C to +125°C				

High Reliability 10/12-Bit Multiplying D/A Converters

FEATURES

- AD7520: 10 Bit Resolution; 8, 9 and 10 Bit Linearity
- AD7521: 12 Bit Resolution; 8, 9 and 10 Bit Linearity
- Low Power Dissipation: 20mW (Max)
- Low Nonlinearity Tempco: 2 ppm of FSR/°C
- Current Settling Time: 500ns to 0.05% of FSR
- Supply Voltage Range: +5V to +15V
- TTL/CMOS Compatible
- Full Input Static Protection
- /883B Processed Versions Available



^{*}Add /883B to part number if 883B processing is required.

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted) Supply Voltage (V+) +17V Operating Temperature Vacc ±25V SD, TD, UD Versions

Digital Input Voltage Range V+ to GND
Output Voltage Compliance -100mV to V+
Power Dissipation (package)

 SD, TD, UD Versions
 -55°C to +125°C

 Storage Temperature
 -65°C to 150°C


 Lead Temperature (Soldering, 10sec)
 300°C

CAUTION

1) The digital control inputs are zener protected; however, permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.

2) Do not apply voltages higher than VDD or less than GND potential on any terminal except VREF and RFEEDBACK-

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



ELECTRICAL CHARACTERISTICS (V+ = +15V, V_{REF} = +10V, T_A = 25°C unless otherwise specified)

Parameter		Test Conditions		AD7520	AD7521	Unit	Limi	
DC ACCUR	ACY (Note 1)							
Resolution					10	12	Bits	
Nonlinearity		s	S, T, U: over -55°C to +125°C	Fig. 3	0.2 (8-Bit)		% of FSR	Max
(Note 2) VERSI	VERSION	Т		Fig. 3	0.1 (9-Bit)		% of FSR	Max
	[U	-10V≤V _{REF} ≤+10V	Fig. 3	0.05 (10-Bit)	% of FSR	Max
Nonlinearity Tempco (Notes 2 and 3)				;	2	ppm of FSR/°C	Max	
Gain Error (Note 2)		-10V≤V _{REF} ≤+10V	. [0.3		% of FSR	Тур	
Gain Error T	•				1	0	ppm of FSR/°C	Max


ELECTRICAL CHARACTERISTICS (V + = + 15V, V_{REF} = + 10V, T_A = 25°C unless otherwise specified) (Continued)


Parameter		Test Conditions		AD7520	AD7521	Unit	Limit
Output Leakage Current (either output)		Over the specified temperature range		200		nA.	Max
Power Supply Rejection (Note 2)		Fig. 4	±0.005		% of FSR/%	Тур
AC ACCURACY (Note 3)							,,
Output Current Settling Time		To 0.05% of FSR (All digital inputs low to high and high to low)	Fig. 8	500		ns	Тур
Feedthrough Error		V _{REF} = 20V pp, 100kHz (50kHz) All digital inputs low	Fig. 7	10		mV pp	Max
REFERENCE INPUT							
Input Resistance		All digital inputs high I _{OUT1} at ground.		5k 10k 20k		Ω	Min Typ Max
ANALOG OUTPUT							
Voltage Compliance (both outputs)		(Note 3)		See absolute max. ratings			
Output Capacitance (Note 3)	I _{OUT1}	All digital inputs high	Fig. 6	12 3	?0 7	pF pF	Тур Тур
	I _{OUT1}	All digital inputs low	Fig. 6	3 12	-	pF pF	Тур Тур
Output Noise (both outputs) (Note 3)			Fig. 5	Equivalen Johnso			Тур
DIGITAL INPUTS							
Low State Threshold		Over the specified temp range		0.	8	٧	Max
High State Threshold			1	2.	4	٧	Min
Input Current (low to high state)				1		μΑ	Тур
Input Coding		See Tables 1 & 2		Binary/Offset Binary			
POWER REQUIREMENT	S						
Power Supply Voltage Range				+ 5 to	+ 15	٧	
I +		All digital inputs at 0V or V+		1		μΑ	Тур
		All digital inputs high or low		2	2	mA	Max
Total Power Dissipation (Including the ladder network)				2	0	mW	Тур


NOTES: 1. Full scale range (FSR) is 10V for unipolar and ±10V for bipolar modes.
2. Using internal feedback resistor, RFEEDBACK.
3. Guaranteed by design, not subject to test.


^{4.} Accuracy not guaranteed unless outputs at GND potential.


TEST CIRCUITS NOTE: The following test circuits apply for the AD7520 and AD7521.














DEFINITION OF TERMS

NONLINEARITY: Error contributed by deviation of the DAC transfer function from a best straight line function. Normally expressed as a percentage of full scale range. For a multiplying DAC, this should hold true over the entire $V_{\mbox{\scriptsize REF}}$ range.

RESOLUTION: Value of the LSB. For example, a unipolar converter with n bits has a resolution of (2^{-n}) (V_{REF}). A bipolar converter of n bits has a resolution of $[2^{-(n-1)}]$ [V_{REF}]. Resolution in no way implies linearity.

SETTLING TIME: Time required for the output function of the DAC to settle to within $\frac{1}{2}$ LSB for a given digital input stimulus, i.e., 0 to Full Scale.

GAIN: Ratio of the DAC's operational amplifier output voltage to the nominal input voltage value.

FEEDTHROUGH ERROR: Error caused by capacitive coupling from V_{REF} to output with all switches OFF.


OUTPUT CAPACITANCE: Capacitance from I_{OUT1} and I_{OUT2} terminals to ground.

OUTPUT LEAKAGE CURRENT: Current which appears on I_{OUT1} terminal with all digital inputs LOW or on I_{OUT2} terminal when all inputs are HIGH.

DETAILED DESCRIPTION


The AD7520 and AD7521 are monolithic, multiplying D/A converters. A highly stable thin film R-2R resistor ladder network and NMOS SPDT switches form the basis of the converter circuit, CMOS level shifters permit low power TTL/CMOS compatible operation. An external voltage or current reference and an operational amplifier are all that is required for most voltage output applications.

A simplified equivalent circuit of the DAC is shown in Figure 9. The NMOS SPDT switches steer the ladder leg currents between I_{OUT1} and I_{OUT2} buses which must be held either at ground potential. This configuration maintains a constant current in each ladder leg independent of the input code.



Converter errors are further reduced by using separate metal interconnections between the major bits and the outputs. Use of high threshold switches reduces the offset (leakage) errors to a negligible level.

The level shifter circuits are comprised of three inverters with a positive feedback from the output of the second to the first, (Figure 10). This configuration results in TTL/CMOS compatible operation over the full military temperature range. With the ladder SPDT switches driven by the level shifter, each switch is binarily weighted for an ON resistance proportional to the respective ladder leg current. This assures a constant voltage drop across each switch, creating equipotential terminations for the 2R ladder resistors and highly accurate leg currents.






TABLE 1
CODE TABLE — UNIPOLAR BINARY OPERATION

Digital Input	Analog Output			
1111111111	-V _{REF} (1-2 ⁻ⁿ)			
100000001	-V _{REF} (½+2-n)			
100000000	-V _{REF} /2			
0111111111	-V _{REF} (½-2-n)			
000000001	-V _{REF} (2-n)			
000000000	0			

NOTE: 1. LSB = 2^{-n} V_{REF} 2. n = 10 for 7520, 7530

n = 12 for 7521, 7531

APPLICATIONS

Unipolar Binary Operation

The circuit configuration for operating the AD7520 and AD7521 in unipolar mode is shown in Figure 11. With positive and negative V_{REF} values the circuit is capable of 2-quadrant multiplication. The "Digital Input Code/Analog Output Value" table for unipolar mode is given in Table 1.

ZERO OFFSET ADJUSTMENT

- 1. Connect all digital inputs to GND.
- Adjust the offset zero adjust trimpot of the output operational amplifier for 0V ± 1 mV at VOLT.

GAIN ADJUSTMENT

- 1. Connect all AD7520 or AD7521 digital inputs to V+.
- Monitor V_{OUT} for a -V_{REF} (1-2⁻ⁿ) reading. (n = 10 for AD7520 and n = 12 for AD7521).
- To decrease V_{OUT}, connect a series resistor (0 to 500Ω) between the reference voltage and the V_{REF} terminal
- To increase V_{OUT}, connect a series resistor (0 to 500Ω) in the I_{OUT1} amplifier feedback loop.

Bipolar (Offset Binary) Operation

The circuit configuration for operating the AD7520 or AD7521 in the bipolar mode is given in Figure 12. Using offset binary digital input codes and positive and negative reference voltage values, 4-Quadrant multiplication can be realized. The "Digital Input Code/Analog Output Value" table for bipolar mode is given in Table 2.




TABLE 2

CODE TABLE — BIPOLAR (OFFSET BINARY)

OPERATION

OFERATION					
DIGITAL INPUT	ANALOG OUTPUT				
1111111111	-V _{REF} (1-2-(n-1))				
100000001	-V _{REF} (2-(n-1))				
100000000	0				
0111111111	V _{REF} (2-(n-1))				
000000001	V _{REF} (1-2-(n-1))				
000000000	V _{REF}				

NOTE: 1. LSB = 2⁻⁽ⁿ⁻¹⁾ V_{REF} 2. n = 10 for 7520 and 7521 A "Logic 1" input at any digital input forces the corresponding ladder switch to steer the bit current to I_{OUT1} bus. A "Logic 0" input forces the bit current to I_{OUT2} bus. For any code the I_{OUT1} and I_{OUT2} bus currents are complements of one another. The current amplifier at I_{OUT2} changes the polarity of I_{OUT2} current and the transconductance amplifier at I_{OUT1} output sums the two currents. This configuration doubles the output range but halves the resolution of the DAC. The difference current resulting at zero offset binary code, (MSB = "Logic 1", All other bits = "Logic 0"), is corrected by using an external resistor, (10 Megohm), from VREF to I_{OUT2} .

OFFSET ADJUSTMENT

- Adjust V_{BEE} to approximately + 10V.
- 2. Connect all digital inputs to "Logic 1".
- Adjust I_{OUT2} amplifier offset adjust trimpot for 0V ±1mV at I_{OUT2} amplifier output.
- Connect MSB (Bit 1) to "Logic 1" and all other bits to "Logic 0".
- Adjust I_{OUT1} amplifier offset adjust trimpot for 0V ±1 mV at V_{OUT}.

GAIN ADJUSTMENT


- 1. Connect all digital inputs to V+.
- Monitor V_{OUT} for a V_{REF} (1-2-(n-1)) volts reading. (n=10 for AD7520 and AD7530, and n=12 for AD7521 and AD7531).
- 3. To increase V_{OUT} , connect a series resistor of up to 500Ω between V_{OUT} and $R_{FEEDBACK}$.
- 4. To decrease V_{OUT} , connect a series resistor of up to 500Ω between the reference voltage and the V_{REF} terminal.

POWER DAC DESIGN USING AD7520

A typical power DAC designed for 8 bit accuracy and 10 bit resolution is shown in Figure 13. An INTERSIL ICH8510 power operational amplifier (1 Amp continuous output at up to ± 25 V) is driven by the AD7520.

A summing amplifier between the AD7520 and the ICH8510 is used to separate the gain block containing the AD7520 on-chip resistors from the power amplifier gain stage whose gain is set only by the external resistors. This approach minimizes drift since the resistor pairs will track properly. Otherwise the AD7520 can be directly connected to the ICH8510, by using a 25V reference for the DAC.

An important note on the AD7520/101A interface concerns the connection of pin 1 of the DAC and pin 2 of the 101A. Since this point is the summing junction of an amplifier with an AC gain of 50,000 or better, stray capacitance should be minimized; otherwise instabilities and poor noise performance will result. Note that the output of the 101A is fed into an inverting amplifier with a gain of -3, which can be easily changed to a non-inverting configuration. (For more information see: INTERSIL Application Bulletin A021: Power D/A Converters Using The IH8510.)



Analog/Digital Division

With the AD7520 connected in its normal multiplying configuration as shown in Figure 13, the transfer function is:


$$V_{O}\!=\!-V_{IN}\left(\!\frac{A_{1}}{2^{1}}\!+\!\frac{A_{2}}{2^{2}}\!+\!\frac{A_{3}}{2^{3}}\!+\!\cdot\cdot\cdot\frac{A_{n}}{2^{n}}\!\right)$$

where the coefficients A_{χ} assume a value of 1 for an ON bit and 0 for an OFF bit.

By connecting the DAC in the feedback of an operational amplifier, as shown in Figure 14, the transfer function becomes:

$$V_{O} = \left(\frac{-V_{IN}}{\frac{A_{1}}{2^{1}} + \frac{A_{2}}{2^{2}} + \frac{A_{3}}{2^{3}} + \dots \frac{A_{n}}{2^{n}}}\right)$$

This is division of an analog variable (V_{IN}) by a digital word. With all bits off, the amplifier saturates to its bound, since division by zero isn't defined. With the LSB (Bit-10) ON, the gain is 1023. With all bits ON, the gain is 1 (± 1 LSB).



For further information on the use of this device, see the following Application Bulletins:

A016 "Selecting A/D Converters," by David Fullagar

A018 "Do's and Don'ts of Applying A/D Converters," by Peter Bradshaw and Skip Osgood

A020 "A Cookbook Approach to High-Speed Data Acquisition and Microprocessor Interfacing" by Ed Sliger

A021 "Power D/A Converters Using the IH8510," by Dick Wilenken