SMJS843A - MAY 1997 - REVISED SEPTEMBER 1997

- Single Power Supply Supports 5 V ±10% Read/Write Operation
- Organization . . . 524288 By 8 Bits 262144 By 16 Bits
- Array-Blocking Architecture
  - One 16K-Byte/One 8K-Word Boot Sector
  - Two 8K-Byte/4K-Word Parameter Sectors
  - One 32K-Byte/16K-Word Sector
  - Seven 64K-Byte/32K-Word Sectors
  - Any Combination of Sectors Can Be Erased. Supports Full-Chip Erase
  - Any Combination of Sectors Can Be Marked as Read-Only
- Boot-Code Sector Architecture
  - T = Top Sector
  - B = Bottom Sector
- Sector Protection
  - Hardware Protection Method That Disables Any Combination of Sectors From Write or Erase Operations Using Standard Programming Equipment
- Embedded Program/Erase Algorithms
  - Automatically Pre-Programs and Erases Any Sector
  - Automatically Programs and Verifies the Program Data at Specified Address
- JEDEC Standards
  - Compatible With JEDEC Byte Pinouts
  - Compatible With JEDEC EEPROM Command Set
- Fully Automated On-Chip Erase and Program Operations
- 100 000 Program/Erase Cycles
- Low Power Dissipation
  - 40-mA Typical Active Read for Byte Mode
  - 50-mA Typical Active Read for Word
  - 60-mA Typical Program/Erase Current
  - Less Than 100-µA Standby Current
  - 5 μA in Deep Power-Down Mode
- All Inputs/Outputs TTL-Compatible

- Erase Suspend/Resume
  - Supports Reading Data From, or Programming Data to, a Sector Not Being Erased
- Hardware-Reset Pin Initializes the Internal-State Machine to the Read Operation
- Package Options
  - 44-Pin Plastic Small-Outline Package (PSOP) (DBJ Suffix)
  - 48-Pin Thin Small-Outline Package (TSOP) (DCD Suffix)
- Detection Of Program/Erase Operation
  - Data Polling and Toggle Bit Feature of Program/Erase Cycle Completion
  - Hardware Method for Detection of Program/Erase Cycle Completion Through Ready/Busy (RY/BY) Output Pin
- High-Speed Data Access at 5-V V<sub>CC</sub> ± 10% at Three Temperature Ranges

- 80 ns
 - 90 ns
 - 100 ns
 - 120 ns
 Commercial . . . 0°C to 70°C
 Extended . . . -40°C to 85°C
 - Automotive . . . -40°C to 125°C

	PIN NOMENCLATURE
A[0:17]	Address Inputs
BYTE	Byte/Word Enable
DQ[0:14]	Data In/Data out
DQ15/A_1	Data In/Out (Word-Wide Mode)
	Low-Order Address (Byte-Wide Mode)
CE	Chip Enable
ŌĒ	Output Enable
NC	No Internal Connection
RESET	Reset/Deep Power Down
RY/BY	Ready/Busy Output
VCC	Power Supply
<sup>V</sup> ss	Ground
WE	Write Enable



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SMJS843A - MAY 1997 - REVISED SEPTEMBER 1997

#### 44-PIN PSOP DBJ PACKAGE (TOP VIEW)

		(101	VIL VV)		
NC [	1 0			44	RESET
RY/BY	2			43	WE
A17	3			42	A8
A7 🗀	4			41	A9
A6 🗀	5			40	A10
A5 🗀	6			39	A11
A4 🗀	7			38	A12
A3 🗀	8			37	A13
A2 🗀	9			36	A14
A1	10			35	A15
A0	11			34	A16
CE _	12			33	BYTE
V <sub>SS</sub> □	13			32	$\square$ $V_{SS}$
OE _	14			31	DQ15/A_1
DQ0	15			30	DQ7
DQ8	16			29	DQ14
DQ1	17			28	DQ6
DQ9	18			27	DQ13
DQ2	19			26	DQ5
DQ10	20			25	DQ12
DQ3	21			24	DQ4
DQ11	22			23	□ v <sub>cc</sub>
					l

# description

The TMS29F400T/B is a 524288 by 8-bit/262144 by 16-bit (4194304-bit), 5-V single-supply, programmable read-only memory device that can be electrically erased and reprogrammed. This device is organized as 512K by 8 bits or 256K by 16 bits, divided into 11 sectors:


- One 16K-byte/8K-word boot sector
- Two 8K-byte/4K-word sectors
- One 32K-byte/16K-word sector
- Seven 64K-byte/32K-word sectors

Any combination of sectors can be marked as read-only or erased. Full-chip erasure is also supported.

Sector data protection is afforded by methods that can disable any combination of sectors from write or read operations using standard programming equipment. An on-chip state machine provides an on-board algorithm that automatically pre-programs and erases any sector before it automatically programs and verifies program data at any specified address. The command set is compatible with that of the Joint Electronic Device Engineering Council (JEDEC) standards and is compatible with the JEDEC 4M-bit electrically erasable, programmable read-only memory (EEPROM) command set. A suspend/resume feature allows access to unaltered memory blocks during a section-erase operation. All outputs of this device are TTL-compatible. Additionally, an erase/suspend/resume feature supports reading data from, or programming data to, a sector that is not being erased.


## description (continued)






Device operations are selected by writing JEDEC-standard commands into the command register using standard microprocessor write timings. The command register acts as an input to an internal-state machine which interprets the commands, controls the erase and programming operations, outputs the status of the device, outputs the data stored in the device, and outputs the device algorithm-selection code. On initial power up, the device defaults to the read mode. A hardware-reset pin initializes the internal-state machine to the read operation.

The device has low power dissipation with a 40-mA active read for the byte mode, 50-mA active read for the word mode, 60-mA typical program/erase current mode, and less than  $100-\mu$ A standby current with a  $5-\mu$ A deep-power-down mode. These devices are offered with 80-, 90-, 100-, and 120-ns access times. Table 1 and Table 2 show the sector-address ranges. The TMS29F400T/B is offered in a 44-pin plastic small-outline package (PSOP) (DBJ suffix) and a 48-pin thin small-outline package (TSOP) (DCD suffix).






# logic symbol for 44-pin package†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DBJ package.




# SMJS843A - MAY 1997 - REVISED SEPTEMBER 1997 logic symbol for 48-pin package†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DCD package.



# block diagram



SMJS843A - MAY 1997 - REVISED SEPTEMBER 1997

# operation

See Table 1 and Table 2 for the sector-address ranges of the TMS29F400T/B.

Table 1. Top-Boot Sector-Address Ranges†

	A17	A16	A15	A14	A13	A12	SECTOR SIZE	(x8) ADDRESS RANGE	(x16) ADDRESS RANGE
SA10	1	1	1	1	1	Х	16K Byte	7C000H-7FFFFH	3E000H-3FFFFH
SA9	1	1	1	1	0	1	8K Byte	7A000H-7BFFFH	3D000H-3DFFFH
SA8	1	1	1	1	0	0	8K Byte	78000H-79FFFH	3C000H-3CFFFH
SA7	1	1	1	0	Х	Х	32K Byte	70000H-77FFFH	38000H-3BFFFH
SA6	1	1	0	Х	Х	Х	64K Byte	60000H-6FFFFH	30000H-37FFFH
SA5	1	0	1	Х	Х	Х	64K Byte	50000H-5FFFFH	28000H-2FFFFH
SA4	1	0	0	Х	Х	Х	64K Byte	40000H-4FFFFH	20000H-27FFFH
SA3	0	1	1	Х	Х	Х	64K Byte	30000H-3FFFFH	18000H-1FFFFH
SA2	0	1	0	Х	Х	Х	64K Byte	20000H-2FFFFH	10000H-17FFFH
SA1	0	0	1	Х	Х	Х	64K Byte	10000H-1FFFFH	08000H-0FFFFH
SA0	0	0	0	Х	Х	Х	64K Byte	00000H-0FFFFH	00000H-07FFFH

<sup>†</sup> The address range is A\_1-A17 in byte mode.

# Table 2. Bottom-Boot Sector-Address Ranges†

	A17	A16	A15	A14	A13	A12	SECTOR SIZE	(x8) ADDRESS RANGE	(x16) ADDRESS RANGE
SA10	1	1	1	Х	Х	Х	64K Byte	70000H-7FFFFH	38000H-3FFFFH
SA9	1	1	0	Χ	Х	Х	64K Byte	60000H-6FFFFH	30000H-37FFFH
SA8	1	0	1	Х	Х	Х	64K Byte	50000H-5FFFFH	28000H-2FFFFH
SA7	1	0	0	Х	Х	Х	64K Byte	40000H-4FFFFH	20000H-27FFFH
SA6	0	1	1	Х	Х	Х	64K Byte	30000H-3FFFFH	18000H-1FFFFH
SA5	0	1	0	Х	Х	Χ	64K Byte	20000H-2FFFFH	10000H-17FFFH
SA4	0	0	1	Х	Х	Х	64K Byte	10000H-1FFFFH	08000H-0FFFFH
SA3	0	0	0	1	Х	Х	32K Byte	08000H-0FFFFH	04000H-07FFFH
SA2	0	0	0	0	1	1	8K Byte	06000H-07FFFH	03000H-03FFFH
SA1	0	0	0	0	1	0	8K Byte	04000H-05FFFH	02000H-02FFFH
SA0	0	0	0	0	0	Х	16K Byte	00000H-03FFFH	00000H-01FFFH

<sup>†</sup> The address range is  $A_{-1}$ –A17 in byte mode.

The address range is A0-A17 in word mode.



The address range is A0–A17 in word mode.

# operation (continued)

See Table 3 and Table 4 for the operation modes of the TMS29F400T/B.

Table 3. Byte-Operation Mode ( $\overline{BYTE} = V_{IL}$ )

MODE				FUNC	CTIONS	3†			DQ0-DQ7
MODE	CE	OE	WE	A0	A1	A6	A9	RESET	שלט–טע <i>ו</i>
Algorithm-selection mode	VIL	V <sub>IL</sub>	VIH	VIL	VIL	V <sub>IL</sub>	VID	VIH	Manufacturer-Equivalent Code 01h (TMS29F400 – Byte)
E V power gupply	VIL	V <sub>IL</sub>	VIH	VIH	VIL	V <sub>IL</sub>	VID	VIH	Device-Equivalent Code 23h (TMS29F400T – Byte)
5-V power supply	VIL	VIL	VIH	VIH	VIL	V <sub>IL</sub>	VID	VIH	Device-Equivalent Code ABh (TMS29F400B – Byte)
Read	VIL	V <sub>IL</sub>	٧ <sub>IH</sub>	A0	A1	A6	A9	VIH	Data out
Output disable	VIL	٧ <sub>IH</sub>	٧IH	Х	Х	Х	Х	VIH	Hi-Z
Standby and write inhibit	٧ <sub>IH</sub>	Х	Х	Х	Х	Х	Х	V <sub>IH</sub>	Hi-Z
Write‡	$V_{IL}$	$V_{IH}$	$V_{IL}$	A0	A1	A6	A9	٧ <sub>IH</sub>	Data in
Temporary sector unprotect	Х	Х	Х	Х	Х	Χ	Х	V <sub>ID</sub>	Х
Verify sector protect	VIL	VIL	٧IH	VIL	٧ <sub>IH</sub>	VIL	۷ <sub>ID</sub>	VIH	Data out
Hardware reset	Х	Х	Х	Χ	Х	Х	Х	$V_{IL}$	Hi-Z

Legend:

 $V_{IL} = Logic 0$ 

V<sub>IH</sub> = Logic 1

 $V_{ID} = 12.0 \pm 0.5 \text{ V}$ 

Table 4. Word-Operation Mode (BYTE = VIH)

MODE				FUNC	TIONS	t			DQ0-DQ15
WIODE	CE	OE	WE	A0	A1	A6	A9	RESET	פו שם-סשם
Algorithm-selection mode	V <sub>IL</sub>	VIL	VIH	VIL	VIL	VIL	VID	VIH	Manufacturer-Equivalent Code 01h (TMS29F400 – Word)
E V power gupphy	VIL	VIL	VIH	VIH	VIL	VIL	VID	VIH	Device-Equivalent Code 2223h (TMS29F400T – Word)
5-V power supply	VIL	VIL	VIH	VIH	VIL	VIL	VID	VIH	Device-Equivalent Code 22ABh (TMS29F400B – Word)
Read	V <sub>IL</sub>	$V_{IL}$	٧ <sub>IH</sub>	A0	A1	A6	A9	$V_{IH}$	Data out
Output disable	V <sub>IL</sub>	$V_{IH}$	٧ <sub>IH</sub>	Х	Х	Х	Х	$V_{IH}$	Hi-Z
Standby and write inhibit	VIH	Х	Х	Х	Х	Х	Х	VIH	Hi-Z
Write <sup>‡</sup>	VIL	VIH	VIL	A0	A1	A6	A9	VIH	Data in
Temporary sector unprotect	Х	Х	Х	Х	Х	Х	Х	$V_{ID}$	Х
Verify sector protect	V <sub>IL</sub>	V <sub>IL</sub>	VIH	V <sub>IL</sub>	٧ <sub>IH</sub>	VIL	$V_{ID}$	VIH	Data out
Hardware reset	Х	Х	Х	Х	Х	Х	Х	V <sub>IL</sub>	Hi-Z

Legend:

V<sub>IL</sub> = Logic 0

V<sub>IH</sub> = Logic 1

 $V_{ID} = 12.0 \pm 0.5 \text{ V}$ 

†X can be V<sub>IL</sub> or V<sub>IH</sub>.

<sup>&</sup>lt;sup>‡</sup> See Table 6 for valid address and data during write.



<sup>†</sup>X can be V<sub>IL</sub> or V<sub>IH</sub>.

<sup>‡</sup> See Table 6 for valid address and data during write.

SMJS843A - MAY 1997 - REVISED SEPTEMBER 1997

#### read mode

A logic-low signal applied to the  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  pins allows the output of the TMS29F400T/B to be read. When two or more '29F400T/B devices are connected in parallel, the output of any one device can be read without interference. The  $\overline{\text{CE}}$  pin is for power control and must be used for device selection. The  $\overline{\text{OE}}$  pin is for output control, and is used to gate the data output onto the bus from the selected device.

The address-access time  $(t_{AVQV})$  is the delay from stable address to valid output data. The chip-enable  $(\overline{CE})$  access time  $(t_{ELQV})$  is the delay from  $\overline{CE}$  low and stable addresses to valid output data. The output-enable access time  $(t_{GLQV})$  is the delay from  $\overline{OE}$  low to valid output data when  $\overline{CE}$  equals logic low, and addresses are stable for at least the duration of  $t_{AVQV}$ – $t_{GLQV}$ .

#### standby mode

 $I_{CC}$  supply current is reduced by applying a logic-high level on  $\overline{CE}$  and  $\overline{RESET}$  to enter the standby mode. In the standby mode, the outputs are placed in the high-impedance state. Applying a CMOS logic-high level on  $\overline{CE}$  and  $\overline{RESET}$  reduces the current to 100  $\mu$ A. Applying a TTL logic-high level on  $\overline{CE}$  and  $\overline{RESET}$  reduces the current to 1 mA. If the '29F400T/B is deselected during erasure or programming, the device continues to draw active current until the operation is complete.

#### output disable

When  $\overline{OE}$  equals  $V_{IH}$  or  $\overline{CE}$  equals  $V_{IH}$ , output from the device is disabled and the output pins (DQ0–DQ15) are placed in the high-impedance state.

#### automatic-sleep mode

The '29F400 has a built-in feature called automatic-sleep mode to minimize device energy consumption which is independent of  $\overline{CE}$ ,  $\overline{WE}$ , and  $\overline{OE}$ , and is enabled when addresses remain stable for 300 ns. Typical sleep-mode current is 100  $\mu$ A. Sleep mode does not affect output data, which remains latched and available to the system.

#### algorithm selection

The algorithm-selection mode provides access to a binary code that matches the device with its proper programming and erase command operations. This mode is activated when  $V_{ID}$  (11.5 V to 12.5 V) is placed on address pin A9. Address pins A1 and A6 must be logic low. Two bytes of code are accessed by toggling address pin A0 from  $V_{IL}$  to  $V_{IH}$ . Address pins other than A0, A1, and A6 can be at logic low or at logic high.

The algorithm-selection mode can also be read by using the command register, which is useful when  $V_{ID}$  is not available to be placed on address pin A9. Table 5 shows the binary algorithm-selection codes.

Table 5. Algorithm-Selection Codes (5-V Single Power Supply)†

	CODE	DQ15	DQ14	DQ13	DQ12	DQ11	DQ10	DQ9	DQ8	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Manufacturer- equivalent code	01H	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
TMS29F400T-byte	23H	A <sub>-1</sub>	Hi-Z	0	0	1	0	0	0	1	1						
TMS29F400B-byte	ABH	A <sub>-1</sub>	Hi-Z	1	0	1	0	1	0	1	1						
TMS29F400T	2223H	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	1
TMS29F400B	22ABH	0	0	1	0	0	0	1	0	1	0	1	0	1	0	1	1
Sector protection	01H	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

 $\dagger$  A1 = V<sub>IL</sub>, A6 = V<sub>IL</sub>,  $\overline{CE}$  = V<sub>IL</sub>,  $\overline{OE}$  = V<sub>IL</sub>



# **PRODUCT PREVIEW**

#### erasure and programming

Erasure and programming of the '29F400 are accomplished by writing a sequence of commands using standard microprocessor write timing. The commands are written to a command register and input to the command-state machine (CSM). The CSM interprets the command entered and initiates program, erase, suspend, and resume operations as instructed. The CSM acts as the interface between the write-state machine (WSM) and external-chip operations. The WSM controls all voltage generation, pulse generation, preconditioning, and verification of memory contents. Program and block-/chip-erase functions are fully automatic. Once the end of a program or erase operation has been reached, the device resets internally to the read mode. If  $V_{CC}$  drops below the low-voltage-detect level ( $V_{LKO}$ ), any programming or erase operation is aborted and subsequent writes are ignored until the  $V_{CC}$  level is greater than  $V_{LKO}$ . The control pins must be logically correct to prevent unintentional command writes or programming or erasing.

#### command definitions

Device operating modes are selected by writing specific address and data sequences into the command register. Table 6 defines the valid command sequences. Writing incorrect address and data values or writing them in the incorrect sequence causes the device to reset to the read mode. The command register does not occupy an addressable memory location. The register is used to store the command sequence, along with the address and data needed by the memory array. Commands are written by setting  $\overline{CE} = V_{IL}$ ,  $\overline{OE} = V_{IH}$ , and bringing  $\overline{WE}$  from logic high to logic low. Addresses are latched on the falling edge of  $\overline{WE}$  and data is latched on the rising edge of  $\overline{WE}$ . Holding  $\overline{WE} = V_{IL}$  and toggling  $\overline{CE}$  is an alternative method. See the switching characteristics of the write/erase/program-operations section for specific timing information.

SMJS843A – MAY 1997 – REVISED SEPTEMBER 1997

#### command definitions (continued)

**Table 6. Command Definitions** 

0011111111	BUS	1ST C	YCLE	2ND C	YCLE	3RD C	YCLE	4TH C	YCLE	5TH C	YCLE	6TH C	YCLE
COMMAND	CYCLES	ADDR	DATA	ADDR	DATA	ADDR	DATA	ADDR	DATA	ADDR	DATA	ADDR	DATA
Read/reset (word)	1	xxxxH	xxF0H										
Read/reset (byte)	1	xxx	F0H										
Read/reset (word)	3	555H	xxAAH	2AAH	xx55H	555H	xxF0H	RA	RD				
Read/reset (byte)	3	2AAH	AAH	555H	55H	2AAH	F0H	RA	RD				
Algorithm		55511			5511	55511	0011	0411	2223H T				
selection (word)	3	555H	xxAAH	2AAH	xx55H	555H	xx90H	01H	22ABH B				
Algorithm	_								23H T				
selection (byte)	3	2AAH	AAH	555H	55H	2AAH	90H	01H	ABH B				
Program (word)	4	555H	xxAAH	2AAH	xx55H	555H	xxA0H	PA	PD				
Program (byte)	4	2AAH	AAH	555H	55H	2AAH	A0H	PA	PD				
Chip erase (word)	6	555H	xxAAH	2AAH	xx55H	555H	xx80H	555H	xxAAH	2AAH	xx55H	555H	xx10H
Chip erase (byte)	6	2AAH	AAH	555H	55H	2AAH	80H	2AAH	AAH	555H	55H	2AAH	10H
Sector erase (word)	6	555H	xxAAH	2AAH	xx55H	555H	XX80H	555H	xxAAH	2AAH	xx55H	SA	xx30H
Sector erase (byte)	6	2AAH	AAH	555H	55H	2AAH	80H	2AAH	AAH	555H	55H	SA	30H
Sector-erase suspend (word)	1	XXXXH	xxB0H	Erase su	spend val	id during s	ector-eras	se operatio	n				
Sector-erase suspend (byte)	1	XXX	ВОН	Erase su	Erase suspend valid during sector-erase operation								
Sector-erase resume (word)	1	XXXXH	xx30H	Erase res	sume valid	d only after	r erase-su	spend ope	ration				
Sector-erase resume (byte)	1	XXX	30H	Erase res	sume valid	d only after	erase-su	spend ope	ration				

#### LEGEND:

RA = Address of the location to be read

PA = Address of the location to be programmed

SA = Address of the sector to be erased Addresses A12–A17 select 1 to 11 sectors.

RD = Data to be read at selected address location

PD = Data to be programmed at selected address location

#### read/reset command

The read or reset mode is activated by writing either of the two read/reset command sequences into the command register. The device remains in this mode until another valid command sequence is input in the command register. Memory data is available in the read mode and can be read with standard microprocessor read-cycle timing.



#### read/reset command (continued)

On power up, the device defaults to the read/reset mode. A read/reset command sequence is not required and memory data is available.

#### algorithm-selection command

The algorithm-selection command allows access to a binary code that matches the device with the proper programming and erase command operations. After writing the three-bus-cycle command sequence, the first byte of the algorithm-selection code can be read from address XX00h. The second byte of the code can be read from address XX01h (see Table 6). This mode remains in effect until another valid command sequence is written to the device.

#### program command

Programming is a four-bus-cycle command sequence. The first three bus cycles put the device into the program-setup state. The fourth bus cycle loads the address location and the data to be programmed into the device. The addresses are latched on the falling edge of  $\overline{\text{WE}}$  and the data is latched on the rising edge of  $\overline{\text{WE}}$  in the fourth bus cycle. The rising edge of  $\overline{\text{WE}}$  starts the program operation. The embedded programming function automatically provides needed voltage and timing to program and verify the cell margin. Any further commands written to the device during the program operation are ignored.

Programming can be performed at any address location in any sequence. When erased, all bits are in a logic-high state. Logic lows are programmed into the device and only an erase operation can change bits from logic lows to logic highs. Attempting to program a 1 into a bit that has been programmed previously to a 0 causes the internal-pulse counter to exceed the pulse-count limit, which sets the exceed-time-limit indicator (DQ5) to a logic-high state. The automatic-programming operation is complete when the data on DQ7 is equivalent to the data written to this bit, at which time the device returns to the read mode and addresses are no longer latched. Figure 9 shows a flowchart of the typical device-programming operation.

#### chip-erase command

Chip erase is a six-bus-cycle command sequence. The first three bus cycles put the device into the erase-setup state. The next two bus cycles unlock the erase mode. The sixth bus cycle loads the chip-erase command. This command sequence is required to ensure that the memory contents are not erased accidentally. The rising edge of  $\overline{\text{WE}}$  starts the chip-erase operation. Any further commands written to the device during the chip-erase operation are ignored.

The embedded chip-erase function automatically provides voltage and timing needed to program and to verify all the memory cells prior to electrical erase. It then erases and verifies the cell margin automatically without programming the memory cells prior to erase.

Figure 12 shows a flowchart of the typical chip-erase operation.

#### sector-erase command

Sector-erase is a six-bus-cycle command sequence. The first three bus cycles put the device into the erase-setup state. The next two bus cycles unlock the erase mode and then the sixth bus cycle loads the sector-erase command and the sector-address location to be erased. Any address location within the desired sector can be used. The addresses are latched on the falling edge of  $\overline{\text{WE}}$  and the sector-erase command (30h) is latched on the rising edge of  $\overline{\text{WE}}$  in the sixth bus cycle. After a delay of 80  $\mu$ s from the rising edge of  $\overline{\text{WE}}$ , the sector-erase operation begins on the selected sector(s).

Additional sectors can be selected to be erased concurrently during the sector-erase command sequence. For each additional sector to be selected for erase, another bus cycle is issued. The bus cycle loads the next sector-address location and the sector-erase command. The time between the end of the previous bus cycle and the start of the next bus cycle must be less than  $100 \, \mu s$ ; otherwise, the new sector location is not loaded. A time delay of  $100 \, \mu s$  from the rising edge of the last  $\overline{WE}$  starts the sector-erase operation. If there is a falling edge of  $\overline{WE}$  within the  $100 \, \mu s$  time delay, the timer is reset.



SMJS843A - MAY 1997 - REVISED SEPTEMBER 1997

#### sector-erase command (continued)

One to eleven sector-address locations can be loaded in any sequence. The state of the delay timer can be monitored using the sector-erase delay indicator (DQ3). If DQ3 is at logic low, the time delay has not expired. See the operation status section for a description.

Any command other than erase suspend (B0h) or sector erase (30h) written to the device during the sector-erase operation causes the device to exit the sector-erase mode and the contents of the sector(s) selected for erase are no longer valid. To complete the sector-erase operation, re-issue the sector-erase command sequence.

The embedded sector-erase function automatically provides needed voltage and timing to program and to verify all of the memory cells prior to electrical erase and then erases and verifies the cell margin automatically. Programming the memory cells prior to erase is not required.

See the operation status section for a full description. Figure 14 shows a flowchart of the typical sector-erase operation.

#### erase-suspend command

The erase-suspend command (B0h) allows interruption of a sector-erase operation to read data from unaltered sectors of the device. Erase-suspend is a one-bus-cycle command. The addresses can be  $V_{IL}$  or  $V_{IH}$  and the erase-suspend command (B0h) is latched on the rising edge of  $\overline{WE}$ . Once the sector-erase operation is in progress, the erase-suspend command requests the internal write-state machine to halt operation at predetermined breakpoints. The erase-suspend command is valid only during the sector-erase operation and is invalid during programming and chip-erase operations. The sector-erase delay timer expires immediately if the erase-suspend command is issued while the delay is active.

After the erase-suspend command is issued, the device takes between  $0.1~\mu s$  and  $15~\mu s$  to suspend the operation. The toggle bit must be monitored to determine when the suspend has been executed. When the toggle bit stops toggling, data can be read from sectors that are not selected for erase. Reading from a sector selected for erase can result in invalid data. See the operation status section for a full description.

Once the sector-erase operation is suspended, reading from or programming to a sector that is not being erased can be performed. This command is applicable only during sector-erase operations. Any other command written during erase-suspend mode to the suspended sector is ignored.

#### erase-resume command

The erase-resume command (30h) restarts a suspended sector-erase operation from the point where it was halted. Erase resume is a one-bus-cycle command. The addresses can be  $V_{IL}$  or  $V_{IH}$  and the erase-resume command (30h) is latched on the rising edge of  $\overline{WE}$ . When an erase-suspend/erase-resume command combination is written, the internal-pulse counter (exceed timing limit) is reset. The erase-resume command is valid only in the erase-suspend state. After the erase-resume command is executed, the device returns to the valid sector-erase state and further writes of the erase-resume command are ignored. After the device has resumed the sector-erase operation, another erase-suspend command can be issued to the device.

#### operation status

The status of the device during an automatic-programming algorithm, chip-erase, or automatic-erase algorithm can be determined in three ways:

DQ7: Data pollingDQ6: Toggle bit

RY/BY: Ready/busy bit



#### status-bit definitions

During operation of the automatic embedded program and erase functions, the status of the device can be determined by reading the data state of designated outputs. The data-polling bit (DQ7) and toggle bit (DQ6) require multiple successive reads to observe a change in the state of the designated output. Table 7 defines the values of the status flags.

Table 7. Operation Status Flags†

	DEVICE OF	PERATION <sup>‡</sup>	DQ7	DQ6	DQ5	DQ3	DQ2	RY/BY
	Programming		DQ7	Т	0	0	No Tog	0
	Program/erase in auto-eras	Program/erase in auto-erase				1	§	0
In progress	France augment made	Erase-sector address	1	No Tog	0	0	Т	1
	Erase-suspend mode	Non-erase sector address	D	D	D	D	D	1
	Program in erase suspend	DQ7¶	Т	0	0	1§	0	
	Programming	DQ7	Т	1	0	No Tog	0	
Exceeded time limits	Program/erase in auto eras	se	0	Т	1	1	#	0
	Program in erase suspend		DQ7	Т	1	0	No Tog	0
Successful operation	Programming complete		D	D	D	D	D	1
complete	Sector-/chip-erase complet	e	1	1	1	1	1	1

<sup>†</sup> T= toggle, D= data, No Tog= No toggle

#### data-polling (DQ7)

The data-polling-status function outputs the complement of the data latched into the DQ7 data register while the write-state machine is engaged in a program or erase operation. The changing of data bit DQ7 from complement to true indicates the end of an operation. Data-polling is available only during programming, chip-erase, sector-erase, and sector-erase-timing delay. Data-polling is valid after the rising edge of WE in the last bus cycle of the command sequence loaded into the command register. Figure 16 shows a flowchart for data-polling.

During a program operation, reading DQ7 outputs the complement of the DQ7 data to be programmed at the selected address location. Upon completion, reading DQ7 outputs the true DQ7 data loaded into the program-data register. During the erase operations, reading DQ7 outputs a logic low. Upon completion, reading DQ7 outputs a logic high. Also, data-polling must be performed at a sector address that is within a sector that is being erased. Otherwise, the status is invalid. When using data-polling, the address should remain stable throughout the operation.

During a data-polling read, while  $\overline{OE}$  is logic low, data bit DQ7 can change asynchronously. Depending on the read timing, the system can read valid data on DQ7, while other DQ pins are still invalid. A subsequent read of the device is valid. See Figure 17 for the data-polling timing diagram.

<sup>‡</sup> DQ4, DQ1, DQ0 are reserved for future use.

<sup>§</sup> DQ2 can be toggled when the sector address applied is an erasing sector. DQ2 cannot be toggled when the sector address applied is a non-erasing sector. DQ2 is used to determine which sectors are erasing and which are not.

<sup>¶</sup> Status flags apply when outputs are read from the address of a non-erase-suspend operation.

<sup>#</sup> If DQ5 is high (exceeded timing limits), successive reads from a problem sector causes DQ2 to toggle.

SMJS843A - MAY 1997 - REVISED SEPTEMBER 1997

## toggle-bit (DQ6)

The toggle-bit status function outputs data on DQ6, which toggles between logic high and logic low while the write-state machine is engaged in a program or erase operation. When DQ6 stops toggling after two consecutive reads to the same address, the operation is complete. The toggle bit is available only during programming, chip erase, sector erase, and sector-erase-timing delay. Toggle-bit data is valid after the rising edge of  $\overline{\text{WE}}$  in the last bus cycle of the command sequence loaded into the command register. Figure 18 shows a flowchart of the toggle-bit status-read algorithm. Depending on the read timing, DQ6 can stop toggling while other DQ pins are still invalid and a subsequent read of the device is valid. See Figure 19 for the toggle-bit timing diagram.

#### exceed time limit (DQ5)

The program and erase operations use an internal-pulse counter to limit the number of pulses applied. If the pulse-count limit is exceeded, DQ5 is set to a logic-high data state. This indicates that the program or erase operation has failed. DQ7 does not change from complemented data to true data and DQ6 does not stop toggling when read. To continue operation, the device must be reset.

The exceed-time-limit condition occurs when attempting to program a logic-high state into a bit that has been programmed previously to a logic low. Only an erase operation can change bits from logic low to logic high. After reset, the device is functional and can be erased and reprogrammed.

#### sector-load-timer (DQ3)

The sector-load-timer status bit, DQ3, is used to determine whether the time to load additional sector addresses has expired. After completion of a sector-erase command sequence, DQ3 remains at a logic low for 100  $\mu$ s. This indicates that another sector-erase command sequence can be issued. If DQ3 is at a logic high, it indicates that the delay has expired and attempts to issue additional sector-erase commands are ignored. See the sector-erase command section for a description.

The data-polling and toggle bit are valid during the  $100-\mu s$  time delay and can be used to determine if a valid sector-erase command has been issued. To ensure additional sector-erase commands have been accepted, the status of DQ3 should be read before and after each additional sector-erase command. If DQ3 is at a logic low on both reads, the additional sector-erase command was accepted.

#### toggle bit 2 (DQ2)

The state of DQ2 determines whether the device is in algorithmic-erase mode or erase-suspend mode. DQ2 toggles if successive reads are issued to the erasing or erase-suspended sector, assuming in case of the latter that the device is in erase-suspend-read mode. It also toggles when DQ5 becomes a logic high due to the timer-exceed limit, and reads are issued to the failed sector. DQ2 does not toggle in any other sector due to DQ5 failure. When the device is in erase-suspend-program mode, successive reads from the non-erase-suspended sector causes a logic high on DQ2.

#### ready/busy bit (RY/BY)

The RY/ $\overline{BY}$  bit indicates when the device can accept new commands after performing algorithmic operations. If the RY/ $\overline{BY}$  (open-drain output) bit is low, the device is busy with either a program or erase operation and does not accept any other commands except for erase suspend. While it is in the erase-suspend mode, RY/ $\overline{BY}$  remains high. In program mode, the RY/ $\overline{BY}$  bit is valid (logic low) after the fourth  $\overline{WE}$  pulse. In erase mode, it is valid after the sixth  $\overline{WE}$  pulse. There is a delay period  $t_{busy}$ , after which the RY/ $\overline{BY}$  bit becomes valid. See Figure 28 for the timing waveform.

Since the RY/ $\overline{BY}$  bit is an open-drain output, several such bits can be combined in parallel with a pullup resistor to  $V_{CC}$ .



## hardware-reset bit (RESET)

0 V

When the RESET pin is driven to a logic low, it forces the device out of the currently active mode and into a reset state. It also avoids bus contention by placing the outputs into the high-impedance state for the duration of the RESET pulse.

During program or erase operation, if  $\overline{RESET}$  is asserted to logic low, the RY/ $\overline{BY}$  bit remains at logic low until the reset operation is complete. Since this can take anywhere from 1  $\mu s$  to 20  $\mu s$ , the RY/ $\overline{BY}$  bit can be used to sense reset completion or the user can allow a maximum of 20  $\mu s$ . If  $\overline{RESET}$  is asserted during read mode, then the reset operation is complete within 500 ns. See Figure 1 and Figure 2 for timing specifications.

The  $\overline{\text{RESET}}$  pin also can be used to drive the device into deep power-down (standby) mode by applying  $V_{SS} \pm 0.3 \, \text{V}$  to it.  $I_{CC4}$  reads <1  $\mu$ A typical, and 5  $\mu$ A maximum for CMOS inputs. Standby mode can be entered anytime, regardless of the condition of  $\overline{\text{CE}}$ .

Asserting RESET during program or erase can leave erroneous data in the address locations. These locations need to be updated after the device resumes normal operations. A minimum of 50 ns must be allowed after RESET goes high before a valid read can take place.




Figure 2. Device Reset During Read Mode

#### word-/byte-mode configuration

The  $\overline{\text{BYTE}}$  pin is used to set the device configuration. If  $\overline{\text{BYTE}}$  is at a logic 1, the device is in word mode with all data outputs valid and the DQ15/A\_1 output representing DQ15. Similarly, if  $\overline{\text{BYTE}}$  is at a logic 0, the device is in byte mode with only DQ0-DQ7 valid. The remaining outputs are in high-impedance mode and DQ15/A\_1 is used as an input for the least significant bit (LSB) (A1) address function. See Figure 3 and Figure 4 for timing specifications.




Figure 4. Byte-Mode Configuration

#### temporary hardware-sector unprotect feature

This feature temporarily enables both programming and erase operations on any combination of one to eleven sectors that were previously protected. This feature is enabled using high voltage  $V_{\text{ID}}$  (11.5 V to 12.5 V) on the RESET pin, using standard command sequences.

Normally, the device is delivered with all sectors unprotected.



#### sector-protect programming

The sector-protect programming mode is activated when A6, A0, and  $\overline{\text{CE}}$  are at  $V_{IL}$ , and address pin A9 and control pin  $\overline{\text{OE}}$  are forced to  $V_{ID}$ . Address pin A1 is set to  $V_{IH}$ . The sector-select address pins A12 – A17 are used to select the sector to be protected. Address pins A0–A11 and I/O pins must be stable and can be either  $V_{IL}$  or  $V_{IH}$ . Once the addresses are stable,  $\overline{\text{WE}}$  is pulsed low for 100  $\mu$ s, causing programming to begin on the falling edge of  $\overline{\text{WE}}$  and to terminate on the rising edge of  $\overline{\text{WE}}$ . Figure 20 is a flowchart of the sector-protect algorithm and Figure 21 shows a timing diagram of the sector-protect operation.

Commands to program or erase a protected sector do not change the data contained in the sector. Attempts to program and erase a protected sector cause the data-polling bit (DQ7) and the toggle bit (DQ6) to operate from 2  $\mu$ s to 100  $\mu$ s and then return to valid data.

#### sector-protect verify

Verification of the sector-protection programming is activated when  $\overline{WE} = V_{IH}$ ,  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ , and address pin A9 =  $V_{ID}$ . Address pins A0 and A6 are set to  $V_{IL}$ , and A1 is set to  $V_{IH}$ . The sector-address pins A12–A17 select the sector that is to be verified. The other addresses can be  $V_{IH}$  or  $V_{IL}$ . If the sector that was selected is protected, the DQs output 01h. If the sector is not protected, the DQs output 00h.

Sector-protect verify can also be read using the algorithm-selection command. After issuing the three-bus-cycle command sequence, the sector-protection status can be read on DQ0. Set address pins  $A0 = V_{IL}$ ,  $A1 = V_{IH}$ , and  $A6 = V_{IL}$ , and then the sector address pins A12–A17 select the sector to be verified. The remaining addresses are set to  $V_{IL}$ . If the sector selected is protected, DQ0 outputs a logic-high state. If the sector selected is not protected, DQ0 outputs a logic-low state. This mode remains in effect until another valid command sequence is written to the device. Figure 20 is a flowchart of the sector-protect algorithm and Figure 21 shows a timing diagram of the sector-protect operation.

#### sector unprotect

Prior to sector unprotect, all sectors must be protected using the sector-protect programming mode. The sector unprotect is activated when address pin A9 and control pin  $\overline{OE}$  are forced to  $V_{ID}$ . Address pins A1 and A6 are set to  $V_{IH}$  while  $\overline{CE}$  and A0 are set to  $V_{IL}$ . The sector-select address pins A12–A17 can be  $V_{IL}$  or  $V_{IH}$ . All sectors are unprotected in parallel and once the inputs are stable,  $\overline{WE}$  is pulsed low for 10 ms, causing the unprotect operation to begin on the falling edge of  $\overline{WE}$  and to terminate on the rising edge of  $\overline{WE}$ . Figure 22 is a flowchart of the sector-unprotect algorithm and Figure 23 shows a timing diagram of the sector-unprotect operation.

#### sector-unprotect verify

Verification of the sector unprotect is accomplished when  $\overline{WE} = V_{IH}$ ,  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ , and A9 =  $V_{ID}$ , and then select the sector to be verified. Address pins A1 and A6 are set to  $V_{IH}$ , and A0 is set to  $V_{IL}$ . The other addresses can be  $V_{IH}$  or  $V_{IL}$ . If the sector selected is protected, the DQs output 01h. If the sector is not protected, the DQs output 00h. Sector unprotect can also be read using the algorithm-selection command.

#### low V<sub>CC</sub> write lockout

During power-up and power-down operations, write cycles are locked out for  $V_{CC}$  less than  $V_{LKO}$ . If  $V_{CC} < V_{LKO}$ , the command input is disabled and the device is reset to the read mode. On power up, if  $\overline{CE} = V_{IL}$ ,  $\overline{WE} = V_{IL}$ , and  $\overline{OE} = V_{IH}$ , the device does not accept commands on the rising edge of  $\overline{WE}$ . The device automatically powers up in the read mode.

#### glitching

Pulses of less than 5 ns (typical) on  $\overline{OE}$ ,  $\overline{WE}$ , or  $\overline{CE}$  do not issue a write cycle.

#### power supply considerations

Each device should have a 0.1- $\mu$ F ceramic capacitor connected between V<sub>CC</sub> and V<sub>SS</sub> to suppress circuit noise. Printed circuit traces to V<sub>CC</sub> should be appropriate to handle the current demand and minimize inductance.



SMJS843A - MAY 1997 - REVISED SEPTEMBER 1997

# absolute maximum ratings over ambient temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	0.6 V to 7 \
Input voltage range: All inputs except A9, $\overline{\text{CE}}$ , $\overline{\text{OE}}$ (see Note 2)	0.6 V to V <sub>CC</sub> + 1 \
A9, CE, OE	0.6 V to 13.5 \
Output voltage range (see Note 3) –	0.6 V to V <sub>CC</sub> + 1 \
Ambient temperature range during read/erase/program, TA	
(L)	0°C to 70°C
(E)	40°C to 85°C
(Q)	40°C to 125°C
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

- NOTES: 1. All voltage values are with respect to VSS.
  - 2. The voltage on any input pin can undershoot to -2 V for periods less than 20 ns (see Figure 6).
  - 3. The voltage on any output pin can overshoot to 7 V for periods less than 20 ns (see Figure 7).

#### recommended operating conditions

			MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	V
\/	High level de input veltege	TTL	2	V <sub>CC</sub> +0.5	V
VIH	High-level dc input voltage	V <sub>CC</sub> -0.5	V <sub>CC</sub> +0.5	V	
VIL	Low lovel de input veltere	TTL	-0.5	0.8	V
	Low-level dc input voltage	CMOS	-0.5	0.8	V
$V_{\text{ID}}$	Algorithm selection and sector-protect input voltage		11.5	12.5	V
VLKO	Low V <sub>CC</sub> lock-out voltage		3.2	4.2	V
		L version	0	70	
$T_A$	Ambient temperature	E version	-40	85	°C
		Q version	-40	125	



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# PRODUCT PREVIEW

# electrical characteristics over recommended ranges of supply voltage and ambient temperature

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
		TTL-input level	$V_{CC} = V_{CC} MIN$ , $I_{OH} = -2.0 mA$	2.4 V		
VOH	High-level output voltage	CMOS-input level	$V_{CC} = V_{CC} MIN$ , $I_{OH} = -100 \mu A$	V <sub>CC</sub> -0.4		V
		CMOS-input level	$V_{CC} = V_{CC} MIN$ , $I_{OH} = -2.5 mA$	0.85 * V <sub>C</sub> C		1
VOL	Low-level output voltage		$V_{CC} = V_{CC} MIN$ , $I_{OL} = 5.8 mA$		0.45	V
Ц	Input current (leakage)		$V_{CC} = V_{CC} MAX$ , $V_{IN} = V_{SS} to V_{CC}$		±1	μА
IO	Output current (leakage)		$V_O = V_{SS}$ to $V_{CC}$ , $\overline{CE} = V_{IH}$		±1	μА
I <sub>ID</sub>	High-voltage current (standby)		A9 or CE or OE = V <sub>ID</sub> MAX		35	μА
	)/ complete compact (standless)	TTL-input level	CE = V <sub>IH</sub> , V <sub>CC</sub> = V <sub>CC</sub> MAX		1	mA
ICC1	V <sub>CC</sub> supply current (standby)	CMOS-input level	$\overline{CE} = V_{CC} \pm 0.2$ , $V_{CC} = V_{CC} MAX$		100	μА
1	V <sub>CC</sub> supply current	Byte	55 V 55 V		30	-m A
ICC2	(see Note 4 and Note 5)	Word	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$		50	mA
I <sub>CC3</sub>	V <sub>CC</sub> supply current (see Note 6)		CE = V <sub>IL</sub> , OE = V <sub>IH</sub>		60	mA
I <sub>CC4</sub>	V <sub>CC</sub> supply current (standby du	ing reset)	$\frac{V_{CC} = V_{CC} \text{ MAX,}}{\text{RESET}} = V_{SS} \pm 0.3V$		5	μΑ
I <sub>CC5</sub>	Automatic sleep mode (see Note	5 and Note 7)	$V_{IH} = V_{CC} \pm 0.3 \text{ V}, V_{IL} = V_{SS} \pm 0.3 \text{ V}$		100	μΑ


NOTES: 4.  $I_{CC}$  current in the read mode, switching at 6 MHz

- 5. IOUT = 0 mA
- 6. ICC current while erase or program operation is in progress
- 7. Automatic sleep mode is entered when addresses remain stable for 300 ns.

# capacitance over recommended ranges of supply voltage and ambient temperature

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
C <sub>i1</sub>	Input capacitance (All inputs except A9, CE, OE)	$V_I = 0 V$ , $f = 1 MHz$	7.5	pF
C <sub>i2</sub>	Input capacitance (A9, CE, OE)	$V_I = 0 V$ , $f = 1 MHz$	9	pF
Co	Output capacitance	$V_O = 0 V$ , $f = 1 MHz$	12	pF

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and fixture capacitance.

B. The ac testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1-μF ceramic capacitor connected between V<sub>CC</sub> and V<sub>SS</sub> as closely as possible to the device pins.

Figure 5. AC Test Output Load Circuit




Figure 6. Maximum Negative Overshoot Waveform




Figure 7. Maximum Positive Overshoot Waveform



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# PRODUCT PREVIEW

## PARAMETER MEASUREMENT INFORMATION

switching characteristics over recommended ranges of supply voltage and ambient temperature, read-only operation

	PARAMETER	ALTERNATE	'29F400-80		'29F400-90		'29F400-100		'29F400-120		UNIT
	FARAIVIETER		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>c(R)</sub>	Cycle time, read	tAVAV	80		90		100		120		ns
ta(A)	Access time, address	<sup>t</sup> AVQV		80		90		100		120	ns
ta(E)	Access time, CE	t <sub>ELQV</sub>		80		90		100		120	ns
ta(G)	Access time, OE	tGLQV		40		40		50		55	ns
tdis(E)	Disable time, CE to high impedance	<sup>t</sup> EHQZ		30		30		30		40	ns
tdis(G)	Disable time, OE to high impedance	<sup>t</sup> GHQZ		30		30		30		40	ns
t <sub>en(E)</sub>	Enable time, CE to low impedance	t <sub>ELQX</sub>	0		0		0		0		ns
ten(G)	Enable time, OE to low impedance	t <sub>GLQX</sub>	0		0		0		0		ns
<sup>t</sup> h(D)	Hold time, output from address CE or OE change	<sup>†</sup> AXQX	0		0		0		0		ns

SMJS843A - MAY 1997 - REVISED SEPTEMBER 1997

# switching characteristics over recommended ranges of supply voltage and ambient temperature, controlled by $\overline{\text{WE}}$

	DADAMETED		ALTERNATE	'29F	400T/B-	80	'29F	400T/B-	-90	LINUT
	PARAMETER		SYMBOL	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t <sub>C</sub> (W)	Cycle time, write		t <sub>AVAV</sub>	80			90			ns
t <sub>su(A)</sub>	Setup time, address		tAVWL	0			0			ns
th(A)	Hold time, address		tWLAX	45			50			ns
t <sub>su(D)</sub>	Setup time, data		<sup>t</sup> DVWH	45			50			ns
th(D)	Hold time, data valid after WE high		tWHDX	0			0			ns
t <sub>su(E)</sub>	Setup time, CE		<sup>t</sup> ELWL	0			0			ns
th(E)	Hold time, CE		<sup>t</sup> EHWH	0			0			ns
t <sub>W</sub> (WL)	Pulse duration, WE low		tWLWH1	45			50			ns
t <sub>w</sub> (WH)	Pulse duration, WE high		tWHWL	20			30			ns
trec(R)	Recovery time, read before write		<sup>t</sup> GHWL	0			0			ns
	Hold time, OE read		tWHGL1	0			0			ns
	Hold time, OE toggle, data		tWHGL2	10			10			ns
	Setup time, V <sub>CC</sub>		tVCEL	50			50			μs
	Transition time, V <sub>ID</sub> (see Note 8 and Note 9)		t <sub>HVT</sub>	4			4			μs
	Pulse duration, WE low (see Note 8)		tWLWH2	100			100			μs
	Pulse duration, WE low (see Note 9)		tWLWH3	10			10			ms
	Setup time, CE V <sub>ID</sub> to WE (see Note 9)		<sup>t</sup> EHVWL	4			4			μs
	Setup time, $\overline{CE}$ V <sub>ID</sub> to $\overline{WE}$ (see Note 8 and Note 9)		<sup>t</sup> GHVWL	4			4			μs
	Cycle time programming operation Byt	te			8			8		μs
t <sub>c</sub> (W)PR	Cycle time, programming operation Wo	ord	tWHWH1		14			14		μs
	Write recovery time from RY/BY		<sup>t</sup> RB	0			0			ns
	RESET low time		<sup>t</sup> RL	500			500			ns
	RESET high time before read		<sup>t</sup> RH	50			50			ns
	RESET to power-down time		tRPD	20			20			μs
	Program/erase valid to RY/BY delay		<sup>t</sup> BUSY	90			90			ns
	CE to BYTE switching low or high		tELF/tELFH	5			5			ns
	BYTE switching low to output 3-state		<sup>t</sup> FLQZ			30			30	ns
	BYTE switching high to output active		<sup>t</sup> FHQV			80			90	ns
t <sub>c(W)ER</sub>	Cycle time, sector-erase operation		tWHWH2		1			1		s
	Cycle time, chip-erase operation		tWHWH3		6	40		6	40	S

NOTES: 8. Sector-protect timing

9. Sector-unprotect timing



# PRODUCT PREVIEW

# switching characteristics over recommended ranges of supply voltage and ambient temperature, controlled by $\overline{\text{WE}}$ (continued)

	DADAMETED		ALTERNATE	'29F	400T/B-	100	'29F4	00T/B-12	20	UNIT
	PARAMETER		SYMBOL	MIN	TYP	MAX	MIN	TYP	MAX	UNII
t <sub>C</sub> (W)	Cycle time, write		t <sub>AVAV</sub>	100			120			ns
t <sub>su(A)</sub>	Setup time, address		t <sub>AVWL</sub>	0			0			ns
<sup>t</sup> h(A)	Hold time, address		tWLAX	50			65			ns
t <sub>su(D)</sub>	Setup time, data		tDVWH	50			65			ns
<sup>t</sup> h(D)	Hold time, data valid after WE high		tWHDX	0			0			ns
t <sub>su(E)</sub>	Setup time, CE		<sup>t</sup> ELWL	0			0			ns
<sup>t</sup> h(E)	Hold time, CE		tEHWH	0			0			ns
t <sub>w(WL)</sub>	Pulse duration, WE low		tWLWH1	50			65			ns
t <sub>w(WH)</sub>	Pulse duration, WE high		tWHWL	30			35			ns
trec(R)	Recovery time, read before write		<sup>t</sup> GHWL	0			0			ns
	Hold time, OE read		tWHGL1	0			0			ns
	Hold time, OE toggle, data		tWHGL2	10			10			ns
	Setup time, V <sub>CC</sub>		tVCEL	50			50			μs
	Transition time, V <sub>ID</sub> (see Note 8 and N	Note 9)	t <sub>HVT</sub>	4			4			μs
	Pulse duration, WE low (see Note 8)		tWLWH2	100			100			μs
	Pulse duration, WE low (see Note 9)		tWLWH3	10			10			ms
	Setup time, CE V <sub>ID</sub> to WE (see Note 9	9)	tEHVWL	4			4			μs
	Setup time, CE V <sub>ID</sub> to WE (see Note 8 and Note 9)		<sup>t</sup> GHVWL	4			4			μs
		Word			8			8		
t <sub>c(W)</sub> PR	Cycle time, programming operation	Byte	tWHWH1		14			14		μS
	Write recovery time from RY/BY		<sup>t</sup> RB	0			0			ns
	RESET low time		t <sub>RL</sub>	500			500			ns
	RESET high time before read		<sup>t</sup> RH	50			50			ns
	RESET to power-down time		<sup>t</sup> RPD	20			20			μs
	Program/erase valid to RY/BY delay		t <sub>BUSY</sub>	90			90			ns
	CE to BYTE switching low or high		tELF/tELFH	5			5			ns
	BYTE switching low to output 3-state		<sup>t</sup> FLQZ			40			40	ns
	BYTE switching high to output active		<sup>t</sup> FHQV			100			120	ns
t <sub>c(W)ER</sub>	Cycle time, sector-erase operation		tWHWH2		1			1		S
	Cycle time, chip-erase operation		tWHWH3		6	40		6	40	S

NOTES: 8. Sector-protect timing

9. Sector-unprotect timing

SMJS843A - MAY 1997 - REVISED SEPTEMBER 1997

# switching characteristics over recommended ranges of supply voltage and ambient temperature, controlled by $\overline{\text{CE}}$

	DADAMETED		ALTERNATE	'29F	400T/B-	-80	'29F400T/B-90			UNIT
	PARAMETER		SYMBOL	MIN	TYP	MAX	MIN	TYP	MAX	UNII
t <sub>C(W)</sub>	Cycle time, write		t <sub>AVAV</sub>	80			90			ns
t <sub>su(A)</sub>	Setup time, address		t <sub>AVEL</sub>	0			0			ns
t <sub>h(A)</sub>	Hold time, address		t <sub>ELAX</sub>	45			50			ns
t <sub>su(D)</sub>	Setup time, data		<sup>t</sup> DVEH	45			50			ns
t <sub>h(D)</sub>	Hold time, data		tEHDX	0			0			ns
t <sub>su(W)</sub>	Setup time, WE		tWLEL	0			0			ns
t <sub>h(W)</sub>	Hold time, WE		<sup>t</sup> EHWH	0			0			ns
t <sub>W</sub> (EL)	Pulse duration, CE low		tELEH1	45			50			ns
t <sub>W</sub> (EH)	Pulse duration, CE high		t <sub>EHEL</sub>	20			30			ns
t <sub>rec(R)</sub>	Recovery time, read before write		<sup>t</sup> GHEL	0			0			ns
	Setup time, OE		<sup>t</sup> GLEL	0			0			ns
th(C)	Hold time, OE read		tEHGL1	0			0			ns
	Hold time, OE toggle, data		tEHGL2	10			10			ns
	Drogramming apprection	Byte	4		8			8		μs
	Programming operation	Word	tEHEH1		14			14		μs
	Cycle time, sector-erase operation		tEHEH2		1			1		S
	Cycle time, chip-erase operation		tEHEH3		6	40		6	40	S
	BYTE switching low to output 3-state		t <sub>FLQZ</sub>			30			30	ns



# PRODUCT PREVIEW

# switching characteristics over recommended ranges of supply voltage and ambient temperature, controlled by $\overline{\text{CE}}$ (continued)

	PARAMETER		ALTERNATE	'29F	400T/B-	100	'29F400T/B-120			UNIT
	PARAMETER		SYMBOL	MIN	TYP	MAX	MIN	TYP	MAX	UNII
t <sub>C(W)</sub>	Cycle time, write		t <sub>AVAV</sub>	100			120			ns
t <sub>su(A)</sub>	Setup time, address		†AVEL	0			0			ns
th(A)	Hold time, address		t <sub>ELAX</sub>	50			65			ns
t <sub>su(D)</sub>	Setup time, data		<sup>t</sup> DVEH	50			65			ns
th(D)	Hold time, data		<sup>t</sup> EHDX	0			0			ns
t <sub>su(W)</sub>	Setup time, WE		tWLEL	0			0			ns
th(W)	Hold time, WE		t <sub>EHWH</sub>	0			0			ns
t <sub>w(EL)</sub>	Pulse duration, CE low		tELEH1	50			65			ns
t <sub>w(EH)</sub>	Pulse duration, CE high		tehel.	30			35			ns
trec(R)	Recovery time, read before write		<sup>t</sup> GHEL	0			0			ns
	Setup time, OE		<sup>t</sup> GLEL	0			0			ns
th(C)	Hold time, OE read		tEHGL1	0			0			ns
	Hold time, OE toggle, data		tEHGL2	10			10			ns
	Dragramming energtion	Byte	tEHEH1		8			8		μs
	Programming operation	Word	tEHEH1		14			14		μs
	Cycle time, sector-erase operation		tEHEH2		1			1		S
	Cycle time, chip-erase operation		tEHEH3		6	40		6	40	S
	BYTE switching low to output 3-state		†FLQZ			40			40	ns

SMJS843A – MAY 1997 – REVISED SEPTEMBER 1997

## erase and program performance†

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Sector-erase time	Excludes 00H programming prior to erasure		1‡	15§	S
Program Word time	Excludes system-level overhead	9	11	5200§	μs
Program byte time	Excludes system-level overhead	9	9	3600§	μs
Chip-programming time	Excludes system-level overhead		6‡	50§	S
Erase/program cycles		100000	1000000		cycles

<sup>†</sup> The internal algorithms allow for 2.5-ms byte-program time. DQ5 = 1 only after a byte takes the theoretical maximum time to program. A minimal number of bytes can require significantly more programming pulses than the typical byte. The majority of the bytes program within one or two pulses. This is demonstrated by the typical and maximum programming time listed above.

## latchup characteristics (see Note 10)

PARAMETER	MIN	MAX	UNIT
Input voltage with respect to VSS on all pins except I/O pins (including A9 and OE)	- 1	13	V
Input voltage with respect to VSS on all I/O pins	- 1	V <sub>CC</sub> + 1	V
Current	- 100	100	mA

NOTE 10: Includes all pins except  $V_{CC}$  test conditions:  $V_{CC} = 5$  V, one pin at a time

#### pin capacitance, all packages (see Note 11)

	PARAMETER	TEST CONDITIONS	TYP	MAX	UNIT
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0	6	7.5	pF
COUT	Output capacitance	V <sub>OUT</sub> = 0	8.5	12	pF
C <sub>IN2</sub>	Control pin capacitance	VIN = 0	8	10	pF

NOTE 11: Test conditions: T<sub>A</sub> = 25°C, f = 1 MHz

## data retention

PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Minimum pattern data retention time	150°C	10	Years
Minimum pattern data retention time	125°C	20	Tears



<sup>‡25°</sup>C, 5-V V<sub>CC</sub>, 100 000 cycles, typical pattern

<sup>§</sup> Under worst-case conditions:  $90^{\circ}$ C, 5-V V<sub>CC</sub>,  $100\,000$  cycles

# read operation




Figure 8. AC Waveform for Read Operation

# write operation





Figure 9. Program Algorithm

# write operation (continued)




NOTES: A. PA = Address to be programmed

- B. PD = Data to be programmed
- C.  $\overline{DQ7}$  = Complement of data written to DQ7
- D. Timing diagrams shown are for word-mode operation.

Figure 10. AC Waveform for Program Operation

PRODUCT PREVIEW

# write operation (continued)



NOTES: A. PA = Address to be programmed

B. PD = Data to be programmed

C. DQ7 = Complement of data written to DQ7

D. Timing diagrams shown are for word-mode operation.

Figure 11. Alternate CE-Controlled Write Operation

# chip-erase operation





Figure 12. Chip-Erase Algorithm



- NOTES: A. VA = any valid address
  - B. Figure details the last four bus cycles in a six-bus-cycle operation.
  - C. Timing diagrams shown are for word-mode operation.

Figure 13. AC Waveform for Chip-Erase Operation

# sector-erase operation





Figure 14. Sector-Erase Algorithm






NOTES: A. SA = Sector address to be erased

- B. Figure details the last four bus cycles in a six-bus-cycle operation.
- C. Timing diagrams shown are for word-mode operation.

Figure 15. AC Waveform for Sector-Erase Operation

## data-polling operation




NOTES: A. Polling status bits DQ7 and DQ5 may change asynchronously. Read DQ7 after DQ5 changes states.

- B. VA = Program address for byte-programming
  - = Selected sector address for sector erase
  - = Any valid address for chip erase

Figure 16. Data-Polling Algorithm

## data-polling operation (continued)




NOTES: A. DIN = Last command data written to the device B. DQ7 = Complement of data written to DQ7

C. DOUT = Valid data output

D. AIN = Valid address for byte-program, sector-erase, or chip-erase operation

Figure 17. AC Waveform for Data-Polling Operation


## toggle-bit operation



NOTE A: Polling status bits DQ6 and DQ5 can change asynchronously. Read DQ6 after DQ5 changes

Figure 18. Toggle-Bit Algorithm

## toggle-bit operation (continued)



NOTES: A. DIN = Last command data written to the device

B. DQ6 = Toggle bit outputC. DOUT = Valid data output

D. AIN = Valid address for byte-program, sector-erase, or chip-erase operation

Figure 19. AC Waveforms for Toggle-Bit Operation

## sector-protect operation




Figure 20. Sector-Protect Algorithm

## sector-protect operation (continued)




Figure 21. AC Waveform for Sector-Protect Operation

## sector-unprotect operation





Figure 22. Sector-Unprotect Algorithm




## sector-unprotect operation (continued)



NOTE A: DOUT = 00H if selected sector is not protected, 01H if the sector is protected

Figure 23. AC Waveform for Sector-Unprotect Operation

## temporary sector-unprotect operation



NOTES: A. All protected sectors unprotected

B. All previously protected sectors are protected once again

Figure 24. Temporary Sector-Unprotect Algorithm




Figure 25. Temporary Sector-Unprotect Timing Diagram

# PARAMETER MEASUREMENT INFORMATION CE OE **BYTE** tELFL, <sup>t</sup>ELFH Data Output Data Output (DQ0-DQ14) DQ0-DQ14 (DQ0-DQ7) **DQ15 Output Address Input** DQ15/A\_1 <sup>t</sup>FLQZ Figure 26. BYTE Timing Diagram for Read Operation CE The Falling Edge of the Last WE signal WE BYTE tSET \_ (t<sub>AS</sub>)

Figure 27. BYTE Timing Diagram for Write Operation

tHOLD (t<sub>AH</sub>)

PRODUCT PREVIEW





Figure 28. RY/BY Timing Diagram During Program/Erase Operations

### **MECHANICAL DATA**

### DBJ (R-PDSO-G44)

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion.

### **MECHANICAL DATA**

### DCD (R-PDSO-G\*\*)

### PLASTIC DUAL SMALL-OUTLINE PACKAGE

**40 PIN SHOWN** 



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated