

CDP1852 CDP1852C

February 1992

Byte-Wide Input/Output Port

Features

- Static Silicon-Gate CMOS Circuitry
- · Parallel 8 Bit Data Register and Buffer
- Handshaking Via Service Request Flip-Flop
- Low Quiescent and Operating Power
- . Interfaces Directly with CDP1800-Series Microprocessors
- Single Voltage Supply
- Full Military Temperature Range (-55°C to +125°C)

Ordering Information

PACKAGE	TEMPERATURE RANGE	5V	10V
Plastic DIP	-40°C to +85°C	CDP1852CE	CDP1852E
Burn-in		CDP1852CEX	CDP1852EX
Ceramic DIP	-40°C to +85°C	CDP1852CD	CDP1852D
* 883B	-55°C to +125°C	CDP1852CD3	CDP1852D3

Respective specifications are included at the end of this data sheet.

Description

The CDP1852 and CDP1852C are parallel, 8 bit, mode-programmable input/output ports. They are compatible and will interface directly with CDP1800-series microprocessors. They are also useful as 8 bit address latches when used with the CDP1800 multiplexed address bus and as I/O ports in generalpurpose applications.

The mode control is used to program the device as an input port (mode = 0) or as an output port (mode = 1). The SR/SR output can be used as a signal to indicate when data is ready to be transferred. In the input mode, a peripheral device can strobe data into the CDP1852, and microprocessor can read that data by device selection. In the output mode, a microprocessor strobes data into the CDP1852, and handshaking is established with a peripheral device when the CDP1852 is deselected.

In the input mode, data at the data-in terminals (D10-D17) is strobed into the port's 8 bit register by a high (1) level on the clock line. The negative high-to-low transition of the clock latches the data in the register and sets the service request output low (SR/SR = 0). When CS1/CS1 and CS2 are high (CS1/ CS1 and CS2 = 1), the 3-state output drivers are enabled and data in the 8-bit register appear at the data-out terminals (D00-D07). When either CS1/CS1 or CS2 goes low (CS1/CS1 or CS2 = 0), the data-out terminals are tristated and the service request output returns high (SR/SR =1).

In the output mode, the output drivers are enabled at all times. Data at the data-in terminals (D10-D17) is strobed into the 8 bit register when CS1/CS1 is low (CS1/CS1 = 0) and CS2 and the clock are high (1), and are present at the data-out terminals (D00-D07). The negative high-to-low transition of the clock latches the data in the register. The SR/SR output goes high $(\overline{SR}/SR = 1)$ when the device is deselected $(CS1/\overline{CS1} = 1)$ or CS2 = 0) and returns low ($\overline{SR}/SR = 0$) on the following trailing edge of the clock.

Pinout 24-LEAD DIP TOP VIEW CSVCSI 1 24 V_{DD} 23 SR/SR MODE 2 DI0 3 22 DI7 21 DO7 DO0 4 DI1 5 20 DI6 19 DO6 DO1 6 Di2 7 18 DIS DO2 8 17 DO5 16 DI4 DI3 9 DO3 10 15 DO4 14 CLEAR CLOCK 11 V_{SS} 12 13 CS2

Typical CDP1802 Microprocessor System




FIGURE 1.

A CLEAR control is provided for resetting the port's register (D00-D07 = 0) and service request flip-flop (input mode: SR/SR=1).

The CDP1852 is functionally identical to the CDP1852C. The CDP1852 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1852C has a recom-

mended operating voltage range of 4 to 6.5 volts.

The CDP1852 and CDP1852C are supplied in 24-lead, hermetic, dual-in-line ceramic packages (D suffix), in 24-lead dual-in-line plastic packages (E suffix). The CDP1852C is also available in chip form (H suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

```
DC SUPPLY-VOLTAGE RANGE, (VDD)
(Voltage referenced to Vss Terminal
 CDP1852 ..... -0.5 to +11 V
 DC INPUT CURRENT, ANY ONE INPUT ......±10 mA
POWER DISSIPATION PER PACKAGE (PD):
For T<sub>A</sub> = +60 to +85° C (PACKAGE TYPE E)............ Derate Linearly at 12 mW/° C to 200 mW
For T<sub>A</sub> = + 100 to + 125° C (PACKAGE TYPE D) ....... Derate Linearly at 12 mW/° C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
OPERATING-TEMPERATURE RANGE (TA):
STORAGE TEMPERATURE RANGE (T<sub>stq</sub>) .....-65 to + 150° C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max......+ 265° C
```

RECOMMENDED OPERATING CONDITIONS at T_A = Full Package Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CDF	1852	CDP	UNITS	
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	\ \ \
Input Voltage Range	- Vss	V _{DD}	Vss	V _{DD}	1 '




Fig. 2 - Block diagram of CDP1852.




Fig. 3 - CDP1852 logic diagram.

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^{\circ}$ C

	CON	DITIO	NS	LIMITS						
CHARACTERISTIC	V o	A ⁱ N	V _{DD}	Ct	P1852		C	DP185	2C	UNITS
	(V)	(V)	(V)	Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device	1	0,5	5		-	10	-		50	μΑ
Current, IDD		0,10	10	_	1	100		1	1	
Output Low Drive	0.4	0,5	5	1.6	3.2	-	1.6	3.2	-	
(Sink) Current, lou	0.5	0,10	10	3	6	-	1	-	_	mA
Output High Drive										1111/2
(Source) Current,	4.6	0,5	5	-1.15	-2.3		~ 1.15	-2.3	-	
Іон	9.5	0,10	10	-3	~6	_	-	_	_]
Output Voltage		0,5	5		0	0.1	1	0	0.1	
Low Level, Volt		0,10	10		0	0.1	_	-	-	
Output Voltage		0,5	5	4.9	5	-	4.9	5		
High Level, V _{он}		0,10	10	9.9	10	1	1	_		v
Input Low Voltage,	0.5,4.5	-	5	_	_	1.5	-		1.5) "
VIL	0.5,9.5	-	10	_	_	3	_			
Input High Voltage,	0.5,4.5	1	5	3.5	-	_	3.5	-	_	
V _{IH}	0.5,9.5		10	7	_		_	_		

STATIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C (Cont'd)

	CON	DITIO	NS	LIMITS						
CHARACTERISTIC	Vo	VIN	V_{DD}	CI	DP1852		C	DP185	2C	UNITS
	(V)	(V)	(V)	Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Input Current,		0,5	5	_	-	±1	-	-	±1	
lin	_	0,10	10	_	-	±2	_	_	_	
3-State Output										
Leakage Current,	0,5	0,5	5	-	_	±1	_	_	±1	μΑ
lout	0,10	0,10	10	_	_	±2	_	_	1	
Operating		0,5	5	_	130	300	_	150	300	
Current, Ipp1‡	_	0,10	10	_	550	800	_			
Input										
Capacitance, C _{IN}	_	_		–	5	7.5	_	5	7.5	pF
Output										
Capacitance, C _{out}				_	5	7.5	—	_	1	

^{*}Typical values are for T_A = 25°C and nominal V_{DD}.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A=-40$ to $+85^\circ$ C, $V_{DD}=\pm5\%$, t_r , $t_t=20$ ns, $V_{IH}=0.7$ V_{DD} , $V_{IL}=0.3$ V_{DD} , $C_L=100$ pF, and 1 TTL Load

CHARACTERISTIC	V DD		LIMITS		UNITS
	(V)	Min.	Typ.*	Max.	Ī
MODE 0 — Input Port (Fig. 4)					
Minimum Select Pulse Width, tsw	5	_	180	360	
	10	_	90	180	
Minimum Write Pulse Width, tww	5	_	90	180	1
	10	_	45	90	1
Minimum Clear Pulse Width, t _{CLR}	5	_	80	160	
	10		40	80	
Minimum Data Setup Time, tos	5	_	-10	0	
	10		-5	0	
Mininum Data Hold Time, toh	5	_	75	150	1
	10	-	35	75	ns
Data Out Hold Time, tpoht	5	30	185	370	
	10	15	100	200	
Propagation Delay Times, t _{PLH} , t _{PHL} :	5	30	185	370	1
Select to Data Out†, tspo	10	15	100	200	
Clear to SR, T _{RSR}	5	_	170	340	1
	10	-	85	170	[
Clock to SR, t _{CSR}	5	_	110	220	1
	10	-	55	110	1
Select to SR, t _{SSR}	5	-	120	240	1
	10	_	60	120	

[†]Minimum value is measured from CS2, maximum value is measured from CS1/CS1

INPUT PORT MODE 0 - TYPICAL OPERATION

General Operation

When the mode control is tied to VSS, the CDP1852 becomes an input port. In this mode, the peripheral device places data into the CDP1852 with a strobe pulse and the CDP1852 signals the microprocessor that data is ready to be transferred on the


strobe's trailing edge via the \overline{SR} output line. The CDP1802 then issues an input instruction that enables the CDP1852 to place the information from the peripheral device on the data bus to be entered into a memory location and the accumulator of the microprocessor.

 $[\]dagger I_{OL} = I_{OH} = 1 \, \mu A$

[‡]Operating current is measured at 2 MHz in an CDP1802 system with open outputs and a program of 6N55, 6NAA, 6N55, 6NAA, -----.

^{*}Typical values are for TA = 25° C and nominal Voo.

CDP1852, CDP1852C



CSI-CS2 IS THE OVERLAP OF CSI+! AND CS2+!

CLOCK	1CS1-CS2	CLEAR	Data Out Equals			T TRUTH TABLE
×	0	X	High Impedance	CLOCK	1	CS1 or CS2
0	t	0	0	1	L	or CLEAR
0	1	1	Date Latch			
1	1		Data in	SR/SR	0	SR/SR 1

Fig. 4 - MODE 0 input port timing waveforms and truth tables.




Fig. 5 - Input port mode 0 functional diagram and waveforms - typical operation.

Detailed Operation (See Fig. 5)

The STROBE from the peripheral device places DATA into the 8-bit register of the CDP1852 when it goes high and latches the DATA on its trailing edge. The SR output is set low on the strobe's trailing edge. This output is connected to a flag line of the CDP1802 microprocessor and software polling will determine that the flag line has gone low and peripheral data is ready to be transferred. The CDP1802 then issues an input instruction that places an N, line high. With the MRD line also high, the CDP1852 is selected and its output drivers place the

DATA from the peripheral device on the DATA BUS. When the CDP1802 selected the CDP1852, it also selected and adressed the memory via one of the 16 internal address registers selected by an internal "X" register. The data from the CDP1852 is therefore entered into the memory [Bus \rightarrow M(R(X))]. The data is also transferred to the D register (accumulator) in the microprocessor (Bus \rightarrow D). When the CDP1802's execute cycle is completed, the CDP1852 is deselected by the Nx line returning low and its data output pins are tri-stated. The \$\overline{SR}\$ output returns high.

92CM-31292R2

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A=-40$ to $+85^\circ$ C, $V_{DD}=\pm5\%$, t_r , $t_r=20$ ns, $V_{IH}=0.7$ V_{DD} , $V_{IL}=0.3$ V_{DD} , $C_L=100$ pF, and 1 TTL Load

CHARACTERISTIC	Vod		UNITS		
	(V)	Min.	Typ.*	Max.	İ
MODE 1 — Output Port (Fig. 6)					
Minimum Clock Pulse Width, t _{CLK}	5	_	130	260	
	10	l –	65	130	
Minimum Write Pulse Width, tww	5	_	130	260	1
	10	_	65	130	1
Minimum Clear Pulse Width, t _{CLR}	5		60	120	
	10	-	30	60	
Minimum Data Setup Time, tos	5	_	- 10	0	
	10		-5	0	
Minimum Data Hold Time, toh	5	_	75	150	
	10	-	35	75	ns
Minimum Select-after-Clock	5		- 10	0	
Hold Time, tsH	10	_	-5	0	
Propagation Delay Times, t _{PLH} , t _{PHL} ;	5	_	140	280	
Clear to Data Out, tado	10	-	70	140	
Write to Data Out, two	5		220	440	
	10		110	220	
Data In to Data Out, topo	5	_	100	200	
	10	–	50	100	
Clear to SR, tasa	5	_	120	240	
	10	_	60	120	
Clock to SR, t _{CSR}	5	_	120	240	
	10	-	60	120	
Select to SR, t _{SSR}	5	_	120	240	
	10		60	120	

^{*}Typical values are for $T_A = 25^{\circ}$ C and nominal V_{DD} .

OUTPUT PORT MODE 1 — TYPICAL OPERATION

General Operation

Connecting the mode control to V_{DD} configures the CDP1852 as an output port. The output drivers are always on in this mode, so any data in the 8-bit register will be present at the data-out lines when the CDP1852 is selected. The N line and MRD connections between the CDP1852 and CDP1802 remain the same as in the input mode configuration, but now the clock input of the CDP1852 is tied to the TPB output of the

CDP1802 and the SR output of the CDP1852 will be used to signal the peripheral device that valid data is present on its input lines. The microprocessor issues an output instruction, and data from the memory is strobed into the CDP1852 with the TPB pulse. When the CDP1852 is deselected, the SR output goes high to signal the peripheral device.

CDP1852, CDP1852C




Fig. 6 - MODE 1 output port timing waveforms and truth tables.




Fig. 7 - Output port mode 1 functional diagram and waveforms - typical operation.

Detailed Operation (See Fig. 7)

The CDP1802 issues an output instruction. The N_x line goes high and the MRD line goes low. The memory is accessed M(R(X)) — BUS and places data on the DATA BUS. This data are strobed into the 8-bit register of the CDP1852 when TPB goes high and latched on the TPB's trailing edge. The

valid data thus appears on the CDP1852 output lines. When the CDP1802 output instruction cycle is complete, the N_x line goes low and the SR output goes high. SR will remain high until the trailing edge of the next TPB pulse, when it will return low.

CDP1852, CDP1852C




Fig. 8 - Execution of a "65" output instruction showing momentary selection of input port "D".

Application Information

In a CDP1800 series microprocessor-based system where MRD is used to distinguish between INP and OUT instructions, an INP instruction is assumed to occur at the beginning of every I/O cycle because MRD starts high. Therefore, at the start of an OUT instruction, which uses the same 3-bit N code as that used for selection of an input port, the input device is selected for a short (see Fig. 8). This condition forces SR low and sets the internal SR latch (see Fig. 3). In a small system with unique N codes

for inputs and outputs, this situation does not arise. Using the CDP1853 N-bit decoder or equivalent logic to decode the N lines after TPA prevents dual selection in larger systems (see Fig. 9 and Fig. 10).




Fig. 9 - CDP1853 timing waveforms.




Fig. 10 - CDP1853 functional diagram.