



**128K X 36, 256K X 18, 3.3V
SYNCHRONOUS SRAMS WITH
2.5V I/O, PIPELINED OUTPUTS,
BURST COUNTER,
SINGLE CYCLE DESELECT**

PRELIMINARY
IDT71V2576
IDT71V2578

Features

- ♦ 128K x 36, 256K x 18 memory configurations
- ♦ Supports high system speed:
 - 200MHz 3.1ns clock access time
 - 183MHz 3.3ns clock access time
 - 166MHz 3.5ns clock access time
 - 150MHz 3.8ns clock access time
 - 133MHz 4.2ns clock access time
- ♦ LBO input selects interleaved or linear burst mode
- ♦ Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BW_x)
- ♦ 3.3V core power supply
- ♦ Power down controlled by ZZ input
- ♦ 2.5V I/O
- ♦ Packaged in a JEDEC Standard 100-lead plastic thin quad flatpack (TQFP) and 119-lead ball grid array (BGA)

Descriptions

The IDT71V2576/78 are high-speed SRAMs organized as 128K x 36/256K x 18. The IDT71V2576/78 SRAMs contain write, data, address and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V2576/78 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge. If burst mode operation is selected (ADV=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the LBO input pin.

The IDT71V2576/78 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-lead thin plastic quad flatpack (TQFP) as well as a 119-lead ball grid array (BGA).

Pin Description Summary

A ₀ -A ₁₇	Address Inputs	Input	Synchronous
CE	Chip Enable	Input	Synchronous
CS ₀ , CS ₁	Chip Selects	Input	Synchronous
OE	Output Enable	Input	Asynchronous
GW	Global Write Enable	Input	Synchronous
BWE	Byte Write Enable	Input	Synchronous
BW ₁ , BW ₂ , BW ₃ , BW ₄ ⁽¹⁾	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV	Burst Address Advance	Input	Synchronous
ADSC	Address Status (Cache Controller)	Input	Synchronous
ADSP	Address Status (Processor)	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
I/O ₀ -I/O ₃₁ , I/O ₁ -I/O ₄	Data Input / Output	I/O	Synchronous
V _{DD} , V _{DDQ}	Core Power, I/O Power	Supply	N/A
V _{SS}	Ground	Supply	N/A

NOTE:

1. BW₃ and BW₄ are not applicable for the IDT71V2578.

4876 b1 01

JUNE 1999

Pin Definitions⁽¹⁾


Symbol	Pin Function	I/O	Active	Description
A0-A17	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and \overline{ADSC} Low or \overline{ADSP} Low and \overline{CE} Low.
\overline{ADSC}	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. \overline{ADSC} is an active LOW input that is used to load the address registers with new addresses.
\overline{ADSP}	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. \overline{ADSP} is an active LOW input that is used to load the address registers with new addresses. \overline{ADSP} is gated by \overline{CE} .
\overline{ADV}	Burst Address Advance	I	LOW	Synchronous Address Advance. \overline{ADV} is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.
\overline{BWE}	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs $\overline{BW1}$ - $\overline{BW4}$. If \overline{BWE} is LOW at the rising edge of CLK then \overline{BWx} inputs are passed to the next stage in the circuit. If \overline{BWE} is HIGH then the byte write inputs are blocked and only \overline{GW} can initiate a write cycle.
$\overline{BW1}$ - $\overline{BW4}$	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. $\overline{BW1}$ controls I/O0-7, I/OP1, $\overline{BW2}$ controls I/O8-15, I/OP2, etc. Any active byte write causes all outputs to be disabled.
\overline{CE}	Chip Enable	I	LOW	Synchronous chip enable. \overline{CE} is used with CS0 and $\overline{CS1}$ to enable the IDT71V2576/78. \overline{CE} also gates \overline{ADSP} .
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS0	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CS0 is used with \overline{CE} and $\overline{CS1}$ to enable the chip.
$\overline{CS1}$	Chip Select 1	I	LOW	Synchronous active LOW chip select. $\overline{CS1}$ is used with \overline{CE} and CS0 to enable the chip.
\overline{GW}	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. \overline{GW} supersedes individual byte write enables.
I/O0-I/O31 I/OP1-I/OP4	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
\overline{LBO}	Linear Burst Order	I	LOW	Asynchronous burst order selection input. When \overline{LBO} is HIGH, the interleaved burst sequence is selected. When \overline{LBO} is LOW the Linear burst sequence is selected. \overline{LBO} is a static input and must not change state while the device is operating.
\overline{OE}	Output Enable	I	LOW	Asynchronous output enable. When \overline{OE} is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When \overline{OE} is HIGH the I/O pins are in a high-impedance state.
VDD	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	2.5V I/O Supply.
Vss	Ground	N/A	N/A	Ground.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the device.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V2576/78 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.

NOTE:

- All synchronous inputs must meet specified setup and hold times with respect to CLK.

4876 tbl 02

Functional Block Diagram



4876 drw 01

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to VDD	V
VTERM ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	V
VTERM ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
TA	Operating Temperature	-0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	2.0	W
IOUT	DC Output Current	50	mA

4876 tbl 03

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VDD terminals only.
- VDDQ terminals only.
- Input terminals only.
- I/O terminals only.
- This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	Vss	VDD	VDDQ
Commercial	0°C to +70°C	0V	3.3V±5%	2.5V±5%

4876 tbl 04

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
VDD	Core Supply Voltage	3.135	3.3	3.465	V
VDDQ	I/O Supply Voltage	2.375	2.5	2.625	V
Vss	Supply Voltage	0	0	0	V
VIH	Input High Voltage - Inputs	1.7	—	VDD +0.3	V
VIH	Input High Voltage - I/O	1.7	—	VDDQ +0.3 ⁽¹⁾	V
VIL	Input Low Voltage	-0.3 ⁽²⁾	—	0.7	V

4876 tbl 05

NOTES:

- VIH (max) = VDDQ + 1.0V for pulse width less than tCYC/2, once per cycle.
- VIL (min) = -1.0V for pulse width less than tCYC/2, once per cycle.

Capacitance

(TA = +25°C, f = 1.0MHz)


Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	5	pF
CI/O	I/O Capacitance	VOUT = 3dV	7	pF

4876 tbl 07

NOTE:

- This parameter is guaranteed by device characterization, but not production tested.

Pin Configuration – 128K x 36 TQFP




Top View

NOTES:

1. Pin 14 can either be directly connected to Vdd as long as the input voltage is $\geq V_{IH}$ or not connected.
2. Pins 38 and 39 can be either NC or connected to Vss.
3. Pin 64 can be left unconnected and the device will always remain in active mode.

Pin Configuration – 256K x 18 TQFP



Top View

NOTES:

- NOTES:**

 1. Pin 14 can either be directly connected to Vdd as long as the input voltage is $\geq V_{IH}$ or not connected.
 2. Pins 38 and 39 can be either NC or connected to Vss.
 3. Pin 64 can be left unconnected and the device will always remain in active mode.

Pin Configuration – 128K x 36 BGA^(1,2,3)

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	ADSP	A8	A16	VDDQ
B	NC	CS0	A3	ADSC	A9	CS1	NC
C	NC	A7	A2	VDD	A12	A15	NC
D	I/O16	I/O18	VSS	NC	VSS	I/O15	I/O16
E	I/O17	I/O19	VSS	CE	VSS	I/O13	I/O14
F	VDDQ	I/O19	VSS	OE	VSS	I/O12	VDDQ
G	I/O20	I/O21	BW3	ADV	BW2	I/O11	I/O10
H	I/O22	I/O23	VSS	GW	VSS	I/O9	I/O8
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	I/O24	I/O26	VSS	CLK	VSS	I/O6	I/O7
L	I/O25	I/O27	BW4	NC	BW1	I/O4	I/O5
M	VDDQ	I/O28	VSS	BWE	VSS	I/O3	VDDQ
N	I/O29	I/O30	VSS	A1	VSS	I/O2	I/O1
P	I/O31	I/O4	VSS	A0	VSS	I/O9	I/O1
R	NC	A5	LBO	VDD	VDD / NC	A13	NC
T	NC	NC	A10	A11	A14	NC	ZZ
U	VDDQ	NC	NC	NC	NC	NC	VDDQ

4876 drw 04

Top View

Pin Configuration – 256K x 18 BGA^(1,2,3)

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	ADSP	A8	A16	VDDQ
B	NC	CS0	A3	ADSC	A9	CS1	NC
C	NC	A7	A2	VDD	A13	A17	NC
D	I/O8	NC	VSS	NC	VSS	I/O7	NC
E	NC	I/O9	VSS	CE	VSS	NC	I/O6
F	VDDQ	NC	VSS	OE	VSS	I/O5	VDDQ
G	NC	I/O10	BW2	ADV	VSS	NC	I/O4
H	I/O11	NC	VSS	GW	VSS	I/O3	NC
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	NC	I/O12	VSS	CLK	VSS	NC	I/O2
L	I/O13	NC	VSS	NC	BW1	I/O1	NC
M	VDDQ	I/O14	VSS	BWE	VSS	NC	VDDQ
N	I/O15	NC	VSS	A1	VSS	I/O8	NC
P	NC	I/O2	VSS	A0	VSS	NC	I/O1
R	NC	A5	LBO	VDD	VDD / NC	A12	NC
T	NC	A10	A15	NC	A14	A11	ZZ
U	VDDQ	NC	NC	NC	NC	NC	VDDQ

4876 drw 05

Top View

NOTES:

1. R5 does not have to be directly connected to Vdd as long as the input voltage is $\geq V_{IH}$ or not connected.
2. L4 and U4 can be either NC or connected to Vss.
3. T7 can be left unconnected and the device will always remain in active mode.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{DD} = 3.3V \pm 5\%$)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_{IL} $	Input Leakage Current	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	5	μA
$ I_{LZ }$	ZZ and \overline{LBO} Input Leakage Current ⁽¹⁾	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	30	μA
$ I_{OL} $	Output Leakage Current	$V_{OUT} = 0V \text{ to } V_{DDQ}$, Device Deselected	—	5	μA
V_{OL}	Output Low Voltage	$I_{OL} = +6mA, V_{DD} = \text{Min.}$	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -6mA, V_{DD} = \text{Min.}$	2.0	—	V

4876 tbl 08

NOTE:

1. The \overline{LBO} pin will be internally pulled to V_{DD} if it is not actively driven in the application and the ZZ pin will be internally pulled to V_{SS} if not actively driven.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾

Symbol	Parameter	Test Conditions	200MHz	183MHz	166MHz	150MHz	133MHz	Unit
I_{DD}	Operating Power Supply Current	Device Selected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{IH}$ or $\leq V_{IL}, f = f_{MAX}^{(2)}$	360	340	320	295	250	mA
I_{SB1}	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{HD}$ or $\leq V_{LD}, f = 0^{(2,3)}$	20	20	20	20	20	mA
I_{SB2}	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{HD}$ or $\leq V_{LD}, f = f_{MAX}^{(2,3)}$	130	120	110	100	90	mA
I_{ZZ}	Full Sleep Mode Supply Current	$ZZ \geq V_{HD}, V_{DD} = \text{Max.}$	20	20	20	20	20	mA

4876 tbl 09

NOTES:

1. All values are maximum guaranteed values.
 2. At $f = f_{MAX}$, inputs are cycling at the maximum frequency of read cycles of $1/t_{CYC}$ while $\overline{ADSC} = \text{LOW}$; $f=0$ means no input lines are changing.
 3. For I/Os $V_{HD} = V_{DDQ} - 0.2V, V_{LD} = 0.2V$. For other inputs $V_{HD} = V_{DD} - 0.2V, V_{LD} = 0.2V$.

AC Test Conditions ($V_{DDQ} = 2.5V$)

Input Pulse Levels	0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	$(V_{DDQ}/2)$
Output Timing Reference Levels	$(V_{DDQ}/2)$
AC Test Load	See Figure 1

4876tbl 10

AC Test Loads




Figure 1. AC Test Load




Figure 2. Lumped Capacitive Load, Typical Derating

Synchronous Truth Table^(1,3)

Operation	Address Used	\overline{CE}	$\overline{CS_0}$	$\overline{CS_1}$	\overline{ADSP}	\overline{ADSC}	\overline{ADV}	\overline{GW}	\overline{BWE}	\overline{BWx}	\overline{OE} (2)	\overline{CLK}	I/O	
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	X	X	-	Hi-Z	
Deselected Cycle, Power Down	None	L	X	H	L	X	X	X	X	X	X	-	Hi-Z	
Deselected Cycle, Power Down	None	L	L	X	L	X	X	X	X	X	X	-	Hi-Z	
Deselected Cycle, Power Down	None	L	X	H	X	L	X	X	X	X	X	-	Hi-Z	
Deselected Cycle, Power Down	None	L	L	X	X	L	X	X	X	X	X	-	Hi-Z	
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	L	-	DOUT	
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	H	-	Hi-Z	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	H	X	L	-	DOUT	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	L	-	DOUT	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	H	-	Hi-Z	
Write Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	L	X	-	DIN	
Write Cycle, Begin Burst	External	L	H	L	H	L	X	L	X	X	X	-	DIN	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	L	-	DOUT	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	H	-	Hi-Z	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	L	-	DOUT	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	H	-	Hi-Z	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	-	DOUT	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	-	Hi-Z	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	-	DOUT	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	-	Hi-Z	
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L	X	-	DIN	
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	X	X	-	DIN	
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L	X	-	DIN	
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	X	X	-	DIN	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	L	-	DOUT	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	H	X	H	-	Hi-Z
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	L	-	DOUT
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	H	-	Hi-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	L	-	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	H	-	Hi-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	H	-	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	H	-	Hi-Z
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	L	L	X	-	DIN
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	L	X	X	-	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	L	L	X	-	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	L	L	X	-	DIN

NOTES:

1. L = V_{IL}, H = V_{IH}, X = Don't Care.
2. \overline{OE} is an asynchronous input.
3. ZZ = low for this table.

4876 tbl 11

Synchronous Write Function Truth Table^(1,2)

Operation	\overline{GW}	\overline{BWE}	$\overline{BW1}$	$\overline{BW2}$	$\overline{BW3}$	$\overline{BW4}$
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write all Bytes	L	X	X	X	X	X
Write all Bytes	H	L	L	L	L	L
Write Byte 1 ⁽³⁾	H	L	L	H	H	H
Write Byte 2 ⁽³⁾	H	L	H	L	H	H
Write Byte 3 ⁽³⁾	H	L	H	H	L	H
Write Byte 4 ⁽³⁾	H	L	H	H	H	L

4876 tbl 12

NOTES:

1. L = V_{IL}, H = V_{IH}, X = Don't Care.
2. BW₃ and BW₄ are not applicable for the IDT71V2578.
3. Multiple bytes may be selected during the same cycle.

Asynchronous Truth Table⁽¹⁾

Operation ⁽²⁾	\overline{OE}	\overline{ZZ}	I/O Status	Power
Read	L	L	Data Out	Active
Read	H	L	High-Z	Active
Write	X	L	High-Z – Data In	Active
Deselected	X	L	High-Z	Standby
Sleep Mode	X	H	High-Z	Sleep

4876 tbl 13

NOTES:

1. L = V_{IL}, H = V_{IH}, X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

Interleaved Burst Sequence Table (LBO=VDD)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

4876 tbl 14

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

Linear Burst Sequence Table (LBO=Vss)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

4876 tbl 15

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.


AC Electrical Characteristics(V_{DD} = 3.3V ±5%, TA = 0 to 70°C)

Symbol	Parameter	200MHz		183MHz		166MHz		150MHz		133MHz		Unit
		Min.	Max.									
t _{CYC}	Clock Cycle Time	5	—	5.5	—	6	—	6.7	—	7.5	—	ns
t _{CH} ⁽¹⁾	Clock High Pulse Width	2	—	2.2	—	2.4	—	2.6	—	3	—	ns
t _{CL} ⁽¹⁾	Clock Low Pulse Width	2	—	2.2	—	2.4	—	2.6	—	3	—	ns
Output Parameters												
t _{CD}	Clock High to Valid Data	—	3.1	—	3.3	—	3.5	—	3.8	—	4.2	ns
t _{CDC}	Clock High to Data Change	1.0	—	1.0	—	1.5	—	1.5	—	1.5	—	ns
t _{AZ} ⁽²⁾	Clock High to Output Active	0	—	0	—	0	—	0	—	0	—	ns
t _{CHZ} ⁽²⁾	Clock High to Data High-Z	1.5	3.1	1.5	3.3	1.5	3.5	1.5	3.8	1.5	4.2	ns
t _{OE}	Output Enable Access Time	—	3.1	—	3.3	—	3.5	—	3.8	—	4.2	ns
t _{OLZ} ⁽²⁾	Output Enable Low to Output Active	0	—	0	—	0	—	0	—	0	—	ns
t _{OHZ} ⁽²⁾	Output Enable High to Output High-Z	—	3.1	—	3.3	—	3.5	—	3.8	—	4.2	ns
Set Up Times												
t _{SA}	Address Setup Time	1.2	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
t _{SS}	Address Status Setup Time	1.2	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
t _{SD}	Data In Setup Time	1.2	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
t _{SW}	Write Setup Time	1.2	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
t _{SAV}	Address Advance Setup Time	1.2	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
t _{SC}	Chip Enable/Select Setup Time	1.2	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
Hold Times												
t _{HA}	Address Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HS}	Address Status Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HD}	Data In Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HW}	Write Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HAV}	Address Advance Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HC}	Chip Enable/Select Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
Sleep Mode and Configuration Parameters												
t _{ZPW}	ZZ Pulse Width	100	—	100	—	100	—	100	—	100	—	ns
t _{ZR} ⁽³⁾	ZZ Recovery Time	100	—	100	—	100	—	100	—	100	—	ns
t _{CFG} ⁽⁴⁾	Configuration Set-up Time	20	—	22	—	24	—	27	—	30	—	ns

NOTES:

1. Measured as HIGH above V_{IH} and LOW below V_{IL}.
2. Transition is measured ±200mV from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. t_{CFG} is the minimum time required to configure the device based on the \overline{LBO} input. \overline{LBO} is a static input and must not change during normal operation.


Timing Waveform of Pipeline Read Cycle^(1,2)



NOTES:

1. O1(Ax) represents the first output from the external address Ax. O1(Ay) represents the first output from the external address Ay; O2(Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four wordburst in the sequence defined by the state of the $\overline{[BO]}$ input.
 2. ZZ input is LOW and $\overline{[BO]}$ Don't Care for this cycle.
 3. CS0 timing transitions are identical but inverted to the \overline{CE} and $\overline{CS1}$ signals. For example, when \overline{CE} and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.


Timing Waveform of Combined Pipelined Read and Write Cycles^(1,2,3)



NOTES:

1. Device is selected through entire cycle; $\overline{CS1}$ and $\overline{CS0}$ are LOW, $CS0$ is HIGH.
2. ZZ inputs is LOW and \overline{LBO} is Don't Care for this cycle.
3. $O1(Ax)$ represents the first output from the external address Ay ; $O1(Az)$ represents the first output from the external address Az , etc. where $A0$ and $A1$ are advancing for the forward burst in the sequence defined by the state of the LBO input.


Timing Waveform of Write Cycle No. 1 - GW Controlled^(1,2,3)



NOTES:

1. ZZ input is LOW, $\overline{BW\bar{E}}$ is HIGH and $\overline{LB\bar{O}}$ is Don't Care for this cycle.
2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input from the external address Aw. I2 (Ay) represents the next input data in the burst sequence of the base address Aw, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the $\overline{LB\bar{O}}$ input. In the case of input I2 (Ay) this data is valid for two cycles because \overline{ADV} is high and has suspended the burst.
3. CS timing transitions are identical but inverted to the \overline{CE} and \overline{CS}_1 signals. For example, when \overline{CE} and \overline{CS}_1 are LOW on this waveform, CS0 is HIGH.


Timing Waveform of Write Cycle No. 2 - Byte Controlled^(1,2,3)



NOTES:

1. ZZ input is LOW, \overline{GW} is HIGH and $\overline{LB0}$ is Don't Care for this cycle.
2. O4(Aw) represents the final output data in the burst sequence of the base address Aw. I1(Ay) represents the first input from the external address Ax. I1(Ay) represents the first input from the external address Ay. I2(Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the $\overline{LB0}$ input. In the case of input I2(Ay) this data is valid for two cycles because \overline{ADV} is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the \overline{CE} and $\overline{CS1}$ signals. For example, when \overline{CE} and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.


Timing Waveform of Sleep (ZZ) and Power-Down Modes^(1,2,3)



NOTES:

1. Device must power up in deselected Mode.
2. \overline{BO} is Don't Care for this cycle.
3. It is not necessary to retain the state of the input registers throughout the Power-down cycle.
4. CS0 timing transitions are identical but inverted to the \overline{CE} and \overline{CS}_1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

Non-Burst Read Cycle Timing Waveform




4876 drw 14

NOTES:


1. ZZ input is LOW, \overline{ADV} is HIGH and \overline{LBO} is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles, \overline{ADSP} and \overline{ADSC} function identically and are therefore interchangeable.

Non-Burst Write Cycle Timing Waveform



4876 drw 15

Ordering Information



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
sramhelp@idt.com
800-544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.