

74ACQ646 • 54ACTQ/74ACTQ646 Quiet Series Octal Transceiver/Register with TRI-STATE® Outputs

General Description


The 'ACQ/'ACTQ646 consist of registered bus transceiver circuits, with outputs, D-type flip-flops, and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate clock pin (CPAB or CPBA). The four fundamental handling functions available are illustrated in *Figures 1–4*.


The 'ACQ/'ACTQ utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series $^{\text{TM}}$ features GTOTM output control and undershoot corrector in addition to a split ground bus for superior performance.


Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Independent registers for A and B busses
- Multiplexed real-time and stored data transfers
- 300 mil slim dual-in-line package
- Outputs source/sink 24 mA
- Faster prop delays than the standard 'AC/'ACT646
- 4 kV minimum ESD immunity
- Standard Military Drawing (SMD)
 - 'ACTQ646: 5962-92196

Logic Symbols









IEEE/IEC


Connection Diagrams





TRI-STATE® is a registered trademark of National Semiconductor Corporation.

FACT™, FACT Quiet Series™ and GTO™ are trademarks of National Semiconductor Corporation.



Function Table


		lr	nputs			Data	I/O*	Function
G	DIR	CPAB	СРВА	SAB	SBA	A ₀ -A ₇	B ₀ -B ₇	i unotion
H H H	X X X	H or L _/ X	H or L X	X X X	X X X	Input	Input	Isolation Clock A _n Data into A Register Clock B _n Data into B Register
L L L	H H H	X ————————————————————————————————————	X X X	L L H	X X X	Input	Output	A _n to B _n —Real Time (Transparent Mode) Clock A _n Data into A Register A Register to B _n (Stored Mode) Clock A _n Data into A Register and Output to B _n
LLL	L L L	X X X	X ————————————————————————————————————	X X X	L H H	Output	Input	B _n to A _n —Real Time (Transparent Mode) Clock B _n Data into B Register B Register to A _n (Stored Mode) Clock B _n Data into B Register and Output to A _n

*The data output functions may be enabled or disabled by various signals at the \overline{G} and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.

 $\begin{array}{ll} H \,=\, HIGH\ Voltage\ Level \\ L \,=\, LOW\ Voltage\ Level \end{array}$

X = Immaterial $\mathcal{L} = IOW-to-HIGH Transition$

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

TL/F/10635-9

Absolute Maximum Rating (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) DC Input Diode Current (I_{IK}) $V_1 = -0.5V$ -20 mA $V_I = V_{CC} + 0.5V$ +20 mA -0.5V to V $_{\rm CC}$ + 0.5V DC Input Voltage (V_I)

-0.5V to +7.0V

 $\pm 300 \text{ mA}$

DC Output Diode Current (I_{OK})

 $\begin{aligned} V_O &= -0.5V \\ V_O &= V_{CC} + 0.5V \end{aligned}$ $-20 \, \text{mA}$ DC Output Voltage (VO) $-0.5 \mbox{V}$ to $\mbox{V}_{\mbox{CC}} + 0.5 \mbox{V}$

DC Output Source

or Sink Current (I_O) $\pm\,50~mA$

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) $\pm\,50~mA$

-65°C to +150°C Storage Temperature (T_{STG}) DC Latch-Up Source

or Sink Current

Junction Temperature (T_J) 175°C CDIP **PDIP** 140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

Recommended Operating Conditions

Supply Voltage (V_{CC})

2.0V to 6.0V 'ACQ 'ACTQ 4.5V to 5.5V Input Voltage (V_I) 0V to V_{CC} Output Voltage (V_O) 0V to V_{CC}

Operating Temperature (T_A) (Note 2)

74ACQ/ACTQ -40°C to +85°C 54ACTQ -55°C to +125°C

Minimum Input Edge Rate $\Delta V/\Delta t$

ACQ Devices

 V_{IN} from 30% to 70% of V_{CC}

125 mV/ns V_{CC} @ 3.0V, 4.5V, 5.5V

Minimum Input Edge Rate $\Delta V/\Delta t$

'ACTQ Devices

V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V 125 mV/ns

Note 2: All commercial packaging is not recommended for applications requiring greater than 2000 temperature cycles from -40°C to $+125^{\circ}\text{C}$.

DC Characteristics for 'ACQ Family Devices

			74	ACQ	74ACQ			
Symbol	Parameter	V _{CC} (V)	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions	
			Typ Guar		ranteed Limits			
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1V or V _{CC} - 0.1V	
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	٧	V _{OUT} = 0.1V or V _{CC} - 0.1V	
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu A$	
		3.0 4.5 5.5		2.56 3.86 4.85	2.46 3.76 4.76	V	$\begin{tabular}{ll} *V_{IN} &= V_{IL} \mbox{ or } V_{IH} \\ &- 12 \mbox{ mA} \\ I_{OH} &- 24 \mbox{ mA} \\ &- 24 \mbox{ mA} \\ \end{tabular}$	
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	Ι _{ΟUT} = 50 μΑ	
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	$^{*}V_{IN} = V_{IL} \text{ or } V_{IH}$ $^{12} \text{ mA}$ $I_{OL} \qquad 24 \text{ mA}$ $^{24} \text{ mA}$	
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND (Note 1)	

^{*}Maximum of 8 outputs loaded; thresholds on input associated with output under test.

DC Characteristics for 'ACQ Family Devices (Continued)

·			74	ACQ	74ACQ			
Symbol	Parameter	V _{CC} (V)			T _A = -40°C to +85°C	Units	Conditions	
			Typ Gua		ranteed Limits			
I _{OLD}	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current	5.5			−75	mA	V _{OHD} = 3.85V Min	
I _{CC}	Maximimum Quiescent Supply Current	5.5		8.0	80.0	μΑ	V _{IN} = V _{CC} or GND (Note 1)	
l _{OZT}	Maximum I/O Leakage Current (A _n , B _n Inputs)	5.5		±0.6	±6.0	μΑ	$\begin{aligned} &V_{I}(OE) = V_{IL}, V_{IH} \\ &V_{I} = V_{CC}, GND \\ &V_{O} = V_{CC}, GND \end{aligned}$	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	1.1	1.5		V	Figures 2-12, 13 (Notes 2, 3)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.6	-1.2		V	Figures 2-12, 13 (Notes 2, 3)	
V_{IHD}	Minimum High Level Dynamic Input Voltage	5.0	3.1	3.5		V	(Notes 2, 4)	
V _{ILD}	Maximum Low Level Dynamic Input Voltage	5.0	1.9	1.5		V	(Notes 2, 4)	

 $[\]dagger \text{Maximum}$ test duration 2.0 ms, one output loaded at a time.

Note 1: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC} .

Note 2: Plastic DIP package.

Note 3: Max number of outputs defined as (n). Data inputs are driven 0V to 5V. One output @ GND.

Note 4: Max number of Data Inputs (n) switching. (n - 1) inputs switching 0V to 5V ('ACQ). Input-under-test switching 5V to threshold (V_{ILD}), 0V to threshold (V_{IHD}) f = 1 MHz.

			+ 25 C		54ACTQ	74ACTQ			
Symbol	Parameter	V _{CC} (V)			T _A = -55°C to +125°C	T _A = -40°C to +85°C	Units	Conditions	
			Тур		Guaranteed Li	mits			
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	٧	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V_{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8	٧	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$	
		4.5 5.5		3.86 4.86	3.70 4.70	3.76 4.76	٧		
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	٧	$I_{OUT} = 50 \mu\text{A}$	
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	٧	$^*V_{IN} = V_{IL} \text{ or } V_{IH}$ $^*V_{OL}$ $^*V_{OL}$ $^*V_{IN} = V_{IL} \text{ or } V_{IH}$ $^*V_{IN} = V_{IL} \text{ or } V_{IH}$	
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	± 1.0	μΑ	$V_I = V_{CC}$, GND	
lozt	Maximum I/O Leakage Current (A _n , B _n Inputs)	5.5		±0.6	±11.0	±6.0	μΑ	$V_{I} = V_{IL}, V_{IH}$ $V_{O} = V_{CC}, GND$	
Ісст	Maxium I _{CC} /Input	5.5	0.6		1.6	1.5	mA	$V_I = V_{CC} - 2.1V$	
lold	†Minimum Dynamic	5.5			50	75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current	5.5			-50	−75	mA	V _{OHD} = 3.85V Min	
I _{CC}	Maximum Quiescent Supply Current	5.5		8.0	160.0	80.0	μΑ	V _{IN} = V _{CC} or GND (Note 1)	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	1.1	1.5			٧	Figures 2-12, 13 (Notes 2, 3)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.6	-1.2			٧	Figures 2-12, 13 (Notes 2, 3)	
V _{IHD}	Minimum High Level Dynamic Input Voltage	5.0	1.7	2.0			٧	(Notes 2, 4)	
V _{ILD}	Maximum Low Level Dynamic Input Voltage	5.0	1.2	0.8			٧	(Notes 2, 4)	

^{*}All outputs loaded; thresholds on input associated with output under test.

 $[\]dagger \text{Maximum}$ test duration 2.0 ms, one output loaded at a time.

Note 1: I_{CC} for 54ACTQ @ 25°C is identical to 74ACQ @ 25°C.

Note 2: Plastic DIP package.

Note 3: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 4: Max number of data inputs (n) switching. (n - 1) inputs switching 0V to 3V ('ACTQ). Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

AC Electrical Characteristics

				74ACQ		74/	ACQ	
Symbol	Parameter	V _{CC} * (V)	$egin{aligned} extsf{T}_{ extsf{A}} = \ +25^{\circ} extsf{C} \ extsf{C}_{ extsf{L}} = 50 ext{ pF} \end{aligned}$			T _A = to + C _L =	Units	
			Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay Bus to Bus	3.3 5.0	3.5 2.5	9.0 6.5	12.0 9.0	3.5 2.5	13.0 9.5	ns
t _{PHL}	Propagation Delay Bus to Bus	3.3 5.0	3.5 2.5	9.0 6.5	12.0 9.0	3.5 2.5	13.0 9.5	ns
t _{PLH}	Propagation Delay Clock to Bus	3.3 5.0	3.5 2.5	10.0 7.0	13.0 9.5	3.5 2.5	14.0 10.5	ns
t _{PHL}	Propagation Delay Clock to Bus	3.3 5.0	3.5 2.5	10.0 7.0	13.0 9.5	3.5 2.5	14.0 10.5	ns
t _{PLH}	Propagation Delay SBA or SAB to A _n or B _n (w/A _n or B _n HIGH or LOW)	3.3 5.0	3.5 2.5	9.5 6.5	12.5 9.0	3.5 2.5	13.5 10.0	ns
t _{PHL}	Propagation Delay SBA or SAB to A _n or B _n (w/A _n or B _n HIGH or LOW)	3.3 5.0	3.5 2.5	9.5 6.5	12.5 9.0	3.5 2.5	13.5 10.0	ns
t _{PZH}	Enable Time G to A _n or B _n	3.3 5.0	3.5 2.5	10.5 8.0	14.5 10.5	3.5 2.5	15.5 11.5	ns
t _{PZL}	Enable Time G to A _n or B _n	3.3 5.0	3.5 2.5	10.5 8.0	14.5 10.5	3.5 2.5	15.5 11.5	ns
t _{PHZ}	Disable Time G to A _n or B _n	3.3 5.0	2.5 1.5	8.0 5.0	11.0 7.5	2.5 1.5	12.0 8.0	ns
t _{PLZ}	Disable Time G to A _n or B _n	3.3 5.0	2.5 1.5	8.0 5.0	11.0 7.5	2.5 1.5	12.0 8.0	ns
t _{PZH}	Enable Time DIR to A _n or B _n	3.3 5.0	4.5 3.0	11.0 8.5	15.5 11.0	4.5 3.0	17.0 11.5	ns
t _{PZL}	Enable Time DIR to A _n or B _n	3.3 5.0	4.5 3.0	11.0 8.5	15.5 11.0	4.5 3.0	17.0 11.5	ns
t _{PHZ}	Disable Time DIR to A _n or B _n	3.3 5.0	1.5 1.0	8.0 5.0	11.0 7.5	1.5 1.0	12.0 8.0	ns
t _{PLZ}	Disable Time DIR to A _n or B _n	3.3 5.0	1.5 1.0	8.0 5.0	11.0 7.5	1.5 1.0	12.0 8.0	ns
t _{OS}	Output to Output Skew**	3.3 5.0		1.0 0.5	1.5 1.0		1.5 1.0	ns

^{*}Voltage Range 3.3 is 3.3V ± 0.3 V. Voltage Range 5.0 is 5.0V ± 0.5 V.

AC Operating Requirements

			74	ACQ	74ACQ	Units	
Symbol	Parameter	V _{CC} * (V)	T _A = C _L =	+ 25°C 50 pF	$egin{aligned} extsf{T_A} &= -40^{\circ} extsf{C} \ extsf{to} &+ 85^{\circ} extsf{C} \ extsf{C_L} &= 50 extsf{ pF} \end{aligned}$		
			Тур	Guaran	teed Minimum		
t _S	Setup Time, HIGH or LOW Bus to Clock	3.3 5.0		3.0 3.0	3.0 3.0	ns	
t _H	Hold Time, HIGH or LOW Bus to Clock	3.3 5.0		1.5 1.5	1.5 1.5	ns	
t _W	Clock Pulse Width HIGH or LOW	3.3 5.0		4.0 4.0	4.0 4.0	ns	

^{*}Voltage Range 3.3 is 3.3V ± 0.3 V. *Voltage Range 5.0 is 5.0V ± 0.5 V

^{**}Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toSHL) or LOW-to-HIGH (toSLH). Parameter guaranteed by design. Not tested.

				74ACTQ		54A	CTQ	74A	CTQ	
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF			$egin{aligned} \mathbf{T_A} &= -55^{\circ}\mathbf{C} \\ \mathbf{to} &+ 125^{\circ}\mathbf{C} \\ \mathbf{C_L} &= 50~\mathbf{pF} \end{aligned}$		$egin{array}{ll} T_{ extsf{A}} = -40^{\circ} extsf{C} \ extsf{to} + 85^{\circ} extsf{C} \ extsf{C}_{ extsf{L}} = 50 ext{ pF} \end{array}$		Units
			Min	Тур	Max	Min	Max	Min	Max	
t _{PLH} , t _{PHL}	Propagation Delay Clock to Bus	5.0	2.5	8.5	10.5	2.0	12.0	2.5	11.0	ns
t _{PLH} , t _{PHL}	Propagation Delay Bus to Bus	5.0	2.0	8.0	10.0	2.0	11.0	2.0	10.5	ns
t _{PLH,} t _{PHL}	Propagation Delay SBA or SAB to A _n or B _n (w/A _n or B _n HIGH or LOW)	5.0	2.5	8.5	10.5	2.0	12.5	2.5	11.0	ns
t _{PZH} , t _{PZL}	Enable Time G to A _n or B _n	5.0	2.5	10.0	12.0	1.0	15.0	2.5	12.5	ns
t _{PHZ} , t _{PLZ}	Disable Time G to A _n or B _n	5.0	1.0	7.0	8.5	1.0	12.0	1.0	9.0	ns
t _{PZH} , t _{PZL}	Enable Time DIR to A _n or B _n	5.0	2.5	10.0	12.0	1.0	15.0	2.5	12.5	ns
t _{PHZ} , t _{PLZ}	Disable Time DIR to A _n or B _n	5.0	1.0	7.0	8.5	1.0	12.0	1.0	9.0	ns
t _{OSHL} , t _{OSLH}	Output to Output Skew** Select to Bus or Clock to Bus	5.0		0.5	1.0				1.0	ns
t _{OSHL} , t _{OSLH}	Output to Output Skew** Bus to Bus	5.0		1.0	1.5				1.5	ns

^{*}Voltage Range 5.0 is 5.0V $\pm 0.5 \text{V}$

AC Operating Requirements

			74A	СТQ	54ACTQ	74ACTQ		
Symbol	Parameter	V _{CC} * (V)		+ 25°C 50 pF	$T_{ extsf{A}} = -55^{\circ} extsf{C}$ $ extsf{to} + 125^{\circ} extsf{C}$ $ extsf{C}_{ extsf{L}} = 50 ext{ pF}$	$ extsf{T_A} = -40^{\circ} extsf{C} \ extsf{to} + 85^{\circ} extsf{C} \ extsf{C_L} = 50 extsf{pF}$	Units	
			Тур		Guaranteed Minimum			
ts	Setup Time, HIGH or LOW Bus to Clock	5.0		3.0	3.0	3.0	ns	
t _H	Hold Time, HIGH or LOW Bus to Clock	5.0		1.5	1.5	1.5	ns	
t _W	Clock Pulse Width HIGH or LOW	5.0		4.0	4.0	4.0	ns	

^{*}Voltage Range 5.0 is 5.0V $\pm \, 0.5 \text{V}$

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = OPEN$
C _{I/O}	Input/Output Capacitance	15.0	pF	$V_{CC} = 5.0V$
C_{PD}	Power Dissipation Capacitance	90.0	pF	V _{CC} = 5.0V

^{**}Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toshL). Parameter guaranteed by design. Not tested.

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500Ω .
- 2. Deskew the word generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. Swap out the channels that have more than 150 ps of skew until all channels being used are within 150 ps. It is important to deskew the word generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- 4. Set V_{CC} to 5.0V.
- Set the word generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.




FIGURE 1. Quiet Output Noise Voltage Waveforms

Note A: V_{OHV} and V_{OLP} are measured with respect to ground reference. Note B: Input pulses have the following characteristics: f=1 MHz, $t_r=3$ ns, $t_f=3$ ns, skew <150 ps.

 Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a digital volt meter.

V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV} :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50\Omega coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the HL transition. Measure V_{OHP} and V_{OHV} on the quiet output during the LH transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V_{ILD} and V_{IHD}:

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next increase the input HIGH voltage level on the word generator, V_{IH} until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.






FIGURE 2. Simultaneous Switching Test Circuit

TL/F/10635-11


Ordering Information The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows: 74ACTQ 646 P C <u>QR</u> Temperature Range Family - Special Variations X = Device shipped in 13" reels 74ACQ = Commercial 74ACTQ = Commercial TTL-Compatible 54ACTQ = Military TTL-Compatible QR = Commercial grade device with burn-in QB = Military grade device with Device Type environmental and burn-in processing shipped in tubes Temperature Range $C = Commercial (-40^{\circ}C to +85^{\circ}C)$ SD = Slim Ceramic DIP F = Flatpak $M = Military (-55^{\circ}C to + 125^{\circ}C)$ L = Leadless Ceramic Chip Carrier (LCC) S = Small Outline Package (SOIC)





Physical Dimensions inches (millimeters) (Continued)

Lit. # 115100



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240 National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1 National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181

National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Mellbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998