
REVISIONS									
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED						
А	Add device 02. Editorial changes throughout. Change drawing CAGE tp 67268.	90-03-07	W. Heckman						
В	Changes IAW NOR 5962-R023-99ljs	99-01-27	Raymond Monnir						
С	Update to reflect latest changes in format and requirements. Editorial changes throughoutles	01-11-28	Raymond Monnir						
	rst sheet of this drawing has been replaced.								

CURRENT CAGE CODE 67628

REV																				
SHEET																				
REV	С	С	С																	
SHEET	15	16	17																	
REV STATUS				RE\	/		С	С	С	С	С	С	С	С	С	С	С	С	С	С
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A	PMIC N/A PREPARED BY Christopher A. Rauch					DI	EFEN	SE SI	UPPL	Y CE	NTER	COL	UMB	us						
STANDARD CHECKED BY MICROCIRCUIT Tim H. Noh http://www.							}													
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE			BLE	APPROVED BY William K. Heckman					MICROCIRCUIT, DIGITAL, BIPOLAR, OCTAL, 3-STATE, BIDIRECTIONAL, BUS TRANSCEIVER,								R,			
			_	DRA	DRAWING APPROVAL DATE 87-02-09				MONOLITHIC SILICON											
AM	SC N/A			REV	ISION	LEVEL (0			SI.	ZE A	_	GE CC 1493 3		5962-86723					
										SHE	ET		1	OF	17					

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
 - 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	2947	Octal, 3-state, bi-directional, bus transceivers noninverting
02	2946	Octal, 3-state, bi-directional, bus transceivers inverting

1.2.2 <u>Case outlines</u>. The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
R	GDIP1-T20 or GDIP2-T20	20	Dual-in-line
2	CQCC1-N20	20	Square chip carrier

1.3 Absolute maximum ratings

Absolute maximum ratings.	
Supply voltage	-0.5 V dc to +7.0 V dc
Input voltage range	-1.5 V dc to +5.5 V dc
Storage temperature range	-65°C to +150°C
Maximum power dissipation (P _D) per device 1/	775 mW
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction-to-case (θ_{JC})	See MIL-STD-1835
Junction temperature (T _J)	+175°C

1.4 Recommended operating conditions.

Supply voltage range (V _{CC})	+4.5 V dc to 5.5 V dc
Minimum high level input voltage (V _{IH})	2.0 V dc
Maximum low level input voltage (V _{IL})	0.7 V dc
Ambient operating temperature range (T _C)	-55°C to +125°C

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86723
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 2

 $[\]overline{1/}$ Must withstand the added P_D due to short circuit test (e.g. I_{OS}).

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 -- Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 -- List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.5 <u>Test circuit and switching waveforms</u>. The test circuit and switching waveforms shall be as specified on figures 4 through 6.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86723
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 3

- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein). For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.
- 3.5.1 Certification/compliance mark. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DSCC-VA shall be required in accordance with MIL-PRF-38535, appendix A.
- 3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING

SIZE A		5962-86723
	REVISION LEVEL C	SHEET 4

Test	Symbol	-55°C ≤	nditions T _A ≤ +125°C erwise specified	Group A subgroups	Device type			
				9.00	-51-5	Min	0.4 0.4 0.55 -1.5 80 80 20 1	
High level output voltage,	V _{OH1}	$V_{CC} = 4.5 \text{ V},$ $T/\overline{R} = 0.8 \text{ V},$	I _{OH} = -0.4 mA	1, 2, 3	All	3.35		V
A ₀ - A ₇		CD = 0.7 V	$I_{OH} = -3.0 \text{ mA}$	1, 2, 3	All	2.7		V
High level output voltage,	V _{OH2}	$V_{CC} = 4.5 \text{ V},$ $T/\overline{R} = 2.0 \text{ V},$	I _{OH} = -0.4 mA	1, 2, 3	All	3.35		٧
B ₀ - B ₇	02	CD = 0.7 V	I _{OH} = -5.0 mA	1, 2, 3	All	2.7		V
			I _{OH} = -10 mA	1, 2, 3	All	2.4		V
Low level output voltage, A ₀ - A ₇	V _{OL1}	V _{CC} = 4.5 V, T/R CD = 0.7 V, I _{OL} =		1, 2, 3	All		0.4	V
Low level output voltage,	V _{OL 2}	$V_{CC} = 4.5 \text{ V},$ $T/R = 2.0 \text{ V},$	I _{OL} = 20 mA	1, 2, 3	All		0.4	V
B ₀ - B ₇	'''	CD = 0.7 V	I _{OL} = 48 mA	1, 2, 3	All		0.55	V
Input clamp voltage, A ₀ - A ₇ and B ₀ - B ₇	V _{I C1}	$V_{CC} = 4.5 \text{ V, CD} = 2.0 \text{ V,}$ $I_{IN} = -12 \text{ mA}$		1, 2, 3	All		-1.5	V
Input clamp voltage, CD, T/R	V _{I C2}	$V_{CC} = 4.5 \text{ V}, I_{IN} = 6$	-12 mA	1, 2, 3	All		-1.5	V
High level input current, $A_0 - A_7$	I _{IH1}	$V_{CC} = 5.5 \text{ V, T/R}$ $CD = 0.7 \text{ V, V}_{IN} =$		1, 2, 3	All		80	μА
High level input current, B ₀ - B ₇	I _{IH2}	$V_{CC} = 5.5 \text{ V, T/R}$ $V_{IN} = 2.7 \text{ V}$		1, 2, 3	All		80	μА
High level input current, CD, T/\overline{R}	I _{IH3}	$V_{CC} = 5.5 \text{ V},$ $V_{IN} = 2.7 \text{ V}$		1, 2, 3	All		20	μА
High level input current, $A_0 - A_7$, $B_0 - B_7$	I _{IH4}	$V_{CC} = 5.5 \text{ V, CD} = V_{IN} = 5.5 \text{ V}$	= 2.0 V,	1, 2, 3	All		1	mA
High level input current,	I _{IH5}	$V_{CC} = 5.5 \text{ V},$ $V_{IN} = 5.5 \text{ V}$		1, 2, 3	All		1	mA
Low level input current, A ₀ - A ₇	I _{IL1}	V _{CC} = 5.5 V, T/R CD = 0.7 V, V _{IN} =		1, 2, 3	All		-200	μА
Low level input current, B ₀ - B ₇	I _{IL2}	$V_{CC} = 5.5 \text{ V, T/R}$ $CD = 0.7 \text{ V, V}_{IN} =$		1, 2, 3	All		-200	μА
Low level input current,	I _{IL3}	$V_{CC} = 5.5 \text{ V},$ $V_{IN} = 0.4 \text{ V}$		1, 2, 3	All		-250	μА

STANDARD MICROCIRCUIT DRAWING

SIZE A		5962-86723
	REVISION LEVEL C	SHEET 5

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Cond $-55^{\circ}C \leq T_{A}$ unless otherw	Group A subgroups	Device type			Unit	
				January Salar	3,72	Min	Max	
Short circuit output current, A ₀ - A ₇	I _{OS1}	$V_{CC} = 5.5 \text{ V, T/R} = CD = 0.7 \text{ V, V}_{OUT} = 0.7 \text{ V, V}_{OUT} = 0.7 \text{ V}$	•	1, 2, 3	All	-10	-75	mA
Short circuit output current, B ₀ - B ₇	I _{OS2}	$V_{CC} = 5.5 \text{ V, T/R} =$	$V_{CC} = 5.5 \text{ V}, \text{ T/R} = 2.0 \text{ V},$ $V_{CD} = 0.7 \text{ V}, \text{ V}_{OUT} = 0.0 \text{ V} \text{ 1/}$			-25	-150	mA
Functional tests		See 4.3.1c		7, 8	All			
Off state output current	I _{OZH}	V _{CC} = 5.5 V, CD = 2.0 V,	A ₀ - A ₇	1, 2, 3	All		80	μА
high	- OZH	$V_{OUT} = 4.0 \text{ V}$	B ₀ - B ₇	1, 2, 3	All		200	μА
Off state output current low, A ₀ - A ₇ , B ₀ - B ₇	I _{OZL}	$V_{CC} = 5.5 \text{ V}, CD = 2$ $V_{OUT} = 0.4 \text{ V}$	2.0 V,	1, 2, 3	All		-200	μА
Supply current	I _{CC}	$V_{CC} = 5.5 \text{ V},$	$V_{IN} = 0.4 \text{ V}$	1, 2, 3	01		100	mA
		CD = 2.0 V, T/R = 0.4 V	V _{IN} = 2.0 V	1, 2, 3	02		100	mA
		V _{CC} = 5.5 V,	V _{IN} = 0.4 V	1, 2, 3	01		140	mA
		CD = 0.4 V, T/R = 2.0 V	V _{IN} = 2.0 V	1, 2, 3	02		150	mA
Propagation delay time,	t _{PHL1}	CD = T/R = 0.4 V,		9	01		18	ns
input B port to output A port		$R_1 = 1 k\Omega$,		<u>2</u> /	02		12	ns
A poit		$R_2 = 5 \text{ k}\Omega,$ $C_1 = 30 \text{ pF}$		9, 10, 11	01		24	ns
		(See figure 4)		<u>3</u> /	02		19	ns
	t _{PLH1}			9	01		18	ns
			<u>2</u> /	02		16	ns	
				9, 10, 11	01		24	ns
				<u>3</u> /	02		23	ns
Disable time,	t _{PLZ1}	$T/\overline{R} = 0.4 \text{ V},$	B ₀ - B ₇ = 0.4 V	9 <u>2</u> /	All		15	ns
CD to A port		$R_5 = 1 \text{ k}\Omega$, $C_4 = 15 \text{ pF}$	S ₃ = 1	9, 10, 11	All		21	ns
	t _{PHZ1}	(See figure 6)	$B_0 - B_7 = 2.4 \text{ V}$	9 <u>2</u> /	All		15	ns
			$S_3 = 0$	9, 10, 11 <u>3</u> /	All		21	ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86723
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	6

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol			Group A subgroups	Device type	Limits		Unit
					7.	Min	Max	
Enable time, CD to A port	t _{PZL1}	$C_4 = 30 \text{ pF},$ T/R = 0.4 V,	$B_0 - B_7 = 0.4 \text{ V}$ $S_3 = 1$	9 <u>2</u> /	All		25	ns
		(See figure 6)	$R_5 = 1 \text{ k}\Omega$	9, 10, 11 <u>3</u> /	All		33	ns
	t _{PZH1}	<u>4</u> /	$B_0 - B_7 = 2.4 \text{ V}$ $S_3 = 0$	9 <u>2</u> /	All		25	ns
			$R_5 = 5 \text{ k}\Omega$	9, 10, 11 <u>3</u> /	All		33	ns
Propagation delay time, input A port to output B port	CD = 0.4 V,	$R_1 = 100\Omega$	9 <u>2</u> /	01		23	ns	
	$T/\overline{R} = 2.4 \text{ V},$ $R_2 = 1 \text{ k}\Omega$ (See figure 4) $C_1 = 300 \text{ pF}$		02		18	ns		
Броп		(See figure 4) $C_1 = 300 \text{ pF}$	C ₁ = 300 pr	9, 10, 11	01		34	ns
			<u>4</u> /		<u>3</u> /	02		29
			$R_1 = 667\Omega$	9 <u>2</u> /	01		18	ns
		$R_2 = 5 \text{ k}\Omega$ $C_1 = 45 \text{ pF}$ $R_1 = 100\Omega$ $R_2 = 1 \text{ k}\Omega$ $C_1 = 300 \text{ pF}$		02		12	ns	
			Ο1 = 40 μι	9, 10, 11	01		25	ns
			<u>3</u> /	02		19	ns	
	t _{PLH2}		9 <u>2</u> /	01		23	ns	
				02		20	ns	
		οη = 000 μι	9, 10, 11	01		34	ns	
			<u>3</u> /	02		30	ns	
			$R_1 = 667\Omega$	9 <u>2</u> /	01		18	ns
			$R_2 = 5 \text{ k}\Omega$ $C_1 = 45 \text{ pF}$		02		14	ns
			01 – το ρι	9, 10, 11	01		25	ns
				<u>3</u> /	02		22	ns

STANDARD
MICROCIRCUIT DRAWING

SIZE A		5962-86723
	REVISION LEVEL C	SHEET 7

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol			Group A subgroups	Device type	Lin	nits	Unit	
						Min	Max		
Disable time, CD to B port	t _{PLZ2}	$T/\overline{R} = 2.4 \text{ V},$ $R_5 = 1 \text{ k}\Omega$	$A_0 - A_7 = 0.4 \text{ V}$ $S_3 = 1$	9 <u>2</u> /	All		18	ns	
		$C_4 = 15 \text{ pF},$ (See figure 6)		9, 10, 11 <u>3</u> /	All		26	ns	
	t _{PHZ2}	4/	$A_0 - A_7 = 2.4 \text{ V}$ $S_3 = 0$	9 <u>2</u> /	All		15	ns	
		<u> </u>		9, 10, 11 <u>3</u> /	All		21	ns	
Enable time, CD to B port	t _{PZL2}	$A_0 - A_7 = 0.4 \text{ V},$ $T/\overline{R} = 2.4 \text{ V},$ $S_3 = 1,$ (See figure 6)	$R_5 = 100\Omega$ $C_4 = 300 \text{ pF}$	9 <u>2</u> /	All		35	ns	
				9, 10, 11 <u>3</u> /	All		43	ns	
			<u>4</u> /	<u>4</u> /	$R_5 = 667\Omega$ $C_4 = 45 pF$	9 <u>2</u> /	All		22
				9, 10, 11 <u>3</u> /	All		30	ns	
	t _{PZH2}	$A_0 - A_7 = 2.4 \text{ V},$	$R_5 = 1 \text{ k}\Omega$	9 <u>2</u> /	All		35	ns	
		$T/\overline{R} = 2.4 \text{ V},$ $S_3 = 0,$	C ₄ = 300 pF	9, 10, 11 <u>3</u> /	All		43	ns	
		(See figure 6)	$R_5 = 5 \text{ k}\Omega$	9 <u>2</u> /	All		22	ns	
		4/	C ₄ = 45 pF	9, 10, 11 <u>3</u> /	All		30	ns	

STANDARD
MICROCIRCUIT DRAWING

SIZE A		5962-86723
	REVISION LEVEL C	SHEET 8

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	$ \begin{array}{c} Conditions \\ -55^{\circ}C \leq T_{A} \leq +125^{\circ}C \\ unless \ otherwise \ specified \end{array} $	Group A subgroups	Device type	Lin	nits	Unit	
					Min	Max		
Propagation delay time,	t _{TRL}	A port; $S_2 = 1$; $C_2 = 30 \text{ pF}$;	9 <u>2</u> /	01		38	ns	
from transmit mode to		CD = 0.4 V, $R_3 = 1 \text{ k}\Omega$		02		33	ns	
receive, T/\overline{R} to A port		(See figure 5) <u>4</u> /	9, 10, 11	01		48	ns	
			<u>3</u> /	02		43	ns	
		B port; $S_1 = 0$; $R_4 = 100\Omega$;	9 <u>2</u> /	01		38	ns	
		$C_3 = 5 \text{ pF}$ (See figure 5) $\underline{4}$ /		02		33	ns	
			9, 10, 11	01		48	ns	
			<u>3</u> /	02		43	ns	
	t _{TRH}	A port; $S_2 = 0$; $C_2 = 30 \text{ pF}$;	9 <u>2</u> /	01		38	ns	
			CD = 0.4 V, $R_3 = 5 \text{ k}\Omega$ (See figure 5) 4/		02		33	ns
				9, 10, 11	01		48	ns
			<u>3</u> /	02		43	ns	
		B port; $S_1 = 1$; $R_4 = 100\Omega$;	9 <u>2</u> /	01		38	ns	
		$C_3 = 5 \text{ pF}$ (See figure 5) $\underline{4}$ /		02		33	ns	
			9, 10, 11	01		48	ns	
			<u>3</u> /	02		43	ns	

STANDARD
MICROCIRCUIT DRAWING

SIZE A		5962-86723
	REVISION LEVEL C	SHEET 9

TABLE I. Electrical performance characteristics.

Test	Symbol	$ \begin{array}{c} Conditions \\ -55^{\circ}C \leq T_{A} \leq +125^{\circ}C \\ unless otherwise specified \end{array} $	Group A subgroups	Device Lii		nits	Unit	
					Min	Max		
Propagation delay time,	t _{RTL}	A port; $S_2 = 0$; $C_2 = 5 pF$;	9 <u>2</u> /	01		40	ns	
from transmit mode to		CD = 0.4 V, $R_3 = 300\Omega$ (See figure 5) $4/$		02		35	ns	
receive, T/R to B port		(300 ligaro 5) <u>-i</u>	9, 10, 11	01		51	ns	
			<u>3</u> /	02		47	ns	
		B port; $S_1 = 1$; $R_4 = 100\Omega$; $C_3 = 300 \text{ pF}$ (See figure 5) $\underline{4}$ /	9 <u>2</u> /	01		40	ns	
					02		35	ns
			9, 10, 11	01		51	ns	
			<u>3</u> /	02		47	ns	
	t _{RTH}	A port; $S_2 = 1$; $C_2 = 5$ pF;	9 <u>2</u> /	01		40	ns	
		CD = 0.4 V, $R_3 = 300\Omega$ (See figure 5) $4/$		02		35	ns	
		(See figure 5) <u>4/</u>	9, 10, 11	01		51	ns	
				<u>3</u> /	02		47	ns
		B port; $S_1 = 0$; $R_4 = 1 \text{ k}\Omega$;	9 <u>2</u> /	01		40	ns	
	$C_3 = 300 \text{ pF}$ (See figure 5) 4/		02		35	ns		
		(See figure 5) <u>4</u> /	9, 10, 11	01		51	ns	
		<u>3</u> /	02		47	ns		

Not more than one output should be shorted at a time and the duration of the short circuit condition should not exceed <u>1</u>/ one second.

STANDARD
MICROCIRCUIT DRAWING

SIZE A		5962-86723
	REVISION LEVEL C	SHEET 10

 $V_{CC} = 5.0 \text{ V}.$

 V_{CC} = 4.5 V to 5.5 V. All ac loads are correlated from load of 50 pF during test.


Device types	01	02
Case outlines	R, 2	R, 2
Terminal number	Terminal	symbols
1	A_0	A_0
2	A_1	A_1
3	$egin{array}{c} {\sf A_2} \\ {\sf A_3} \\ {\sf A_4} \\ {\sf A_5} \\ {\sf A_6} \\ {\sf A_7} \end{array}$	A ₂ A ₃
4	A_3	A_3
5	A_4	A ₄ A ₅
6	A_5	A_5
7	A_6	A ₆ A ₇
8	A_7	A ₇
9	CD	CD
10	GND	GND
11	T/R	T/R
12	B ₇	B ₇
13	B_6	B ₆
14	B_5	B ₅
15	B_4	B_4
16	B_3	B_3
17	B_2	B_2
18	B₁	B ₁
19	B_0	B_0
20	V _{CC}	V _{CC}

FIGURE 1. <u>Terminal connections</u>.


Inputs	Conditions			
Chip disable	L	L	Н	H = high level
Transmit/Receive	L	Н	X	L = low level
A Port	Out	In	Z	Z = high impedance state
B Port	In	Out	Z	X = irrelevant

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86723
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 11




DEVICE 01 (NONINVERTING)




DEVICE 02 (INVERTING)

FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 SIZE A SP62-86723 REVISION LEVEL C 12







NOTE: C1 includes test fixture capacitance.

From A/B port to B/A port.

FIGURE 4. Test circuit and switching waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86723
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 13







NOTE: C2 and C3 include test fixture capacitance.

FIGURE 5. Test circuit and switching waveforms - From T/R to A or B port.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86723
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 14





NOTE: C4 includes test fixture capacitance, port input is in a fixed logical condition.

FIGURE 6. Test circuit and switching waveforms - From CD to A or B port.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86723
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 15

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9
Group A test requirements (method 5005)	1, 2, 3, 7, 8, 9, 10**, 11**
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

^{*} PDA applies to subgroup 1.

- 4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroups 7 and 8 shall include verification of the truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86723
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 16

^{**} Subgroups 10 and 11, if not tested, shall be guaranteed to the limits specified in table I.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD		
MICROCIRCUIT DRAWING		

SIZE A		5962-86723
	REVISION LEVEL C	SHEET 17

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 01-11-07

Approved sources of supply for SMD 5962-86723 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8672301RA	3V146	2947/BRA
	0DKS7	GEM07501BRA
	3/	AM2947/BRA
5962-8672301RC	0DKS7	GEM07501BRC
5962-86723012A	3V146	2947/B2A
	0DKS7	GEM07501B2A
	3/	AM2947/B2A
5962-86723012C	0DKS7	GEM07501B2C
5962-8672302RA	3V146	2946/BRA
	0DKS7	GEM13302BRA
	3/	AM2947/BRA
5962-8672302RC	0DKS7	GEM13302BRC
5962-86723022A	3V146	2946/B2A
	0DKS7	GEM13302B2A
	3/	AM2947/B2A
5962-86723022C	0DKS7	GEM13302B2C

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ No current source.

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.