# **SPST (NO) Normally Open** Analog Switch

The MC74VHC1GT66 is a Single Pole Single Throw (SPST) analog switch. It achieves high speed propagation delays and low ON resistances while maintaining low power dissipation. This bilateral switch controls analog and digital voltages that may vary across the full power–supply range (from  $V_{CC}$  to GND).

The MC74VHC1GT66 is compatible in function to a single gate of the High Speed CMOS MC74VHCT4066 and the metal–gate CMOS MC14066. The device has been designed so that the ON resistances ( $R_{ON}$ ) are much lower and more linear over input voltage than  $R_{ON}$  of the metal–gate CMOS or High Speed CMOS analog switches.

The ON/OFF Control input is compatible with TTL-type input thresholds allowing the device to be used as a logic-level translator from 3 V CMOS logic to 5 V CMOS logic or from 1.8 V CMOS logic to 3 V CMOS logic while operating at the high-voltage power supply. The input protection circuitry on this device allows overvoltage tolerance on the input, which provides protection when voltages of up to 7 V are applied, regardless of the supply voltage. This allows the MC74VHC1GT66 to be used to interface 5 V circuits to 3 V circuits.


#### Features

- High Speed:  $t_{PD} = 20 \text{ ns} (Typ) \text{ at } V_{CC} = 5 \text{ V}$
- Low Power Dissipation:  $I_{CC} = 1.0 \ \mu A$  (Max) at  $T_A = 25^{\circ}C$
- Diode Protection Provided on Inputs and Outputs
- Improved Linearity and Lower ON Resistance over Input Voltage
- On/Off Control Input Has OVT
- Chip Complexity: FETs = 11; Equivalent Gates = 3
- Pb-Free Packages are Available



# **ON Semiconductor®**

http://onsemi.com



\*Date Code orientation and/or position may vary depending upon manufacturing location.

PIN ASSIGNMENT					
1	IN/OUT X <sub>A</sub>				
2	OUT/IN Y <sub>A</sub>				
3	GND				
4	ON/OFF CONTROL				
5	V <sub>CC</sub>				

#### **FUNCTION TABLE**

On/Off Control Input	State of Analog Switch
L	Off
н	On

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.




Figure 1. Pinout Diagram




Figure 2. Logic Symbol

#### MAXIMUM RATINGS

Symbol	Cha	racteristics	Value	Unit
V <sub>CC</sub>	DC Supply Voltage		–0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage		-0.5 to +7.0	V
V <sub>IS</sub>	Analog Output Voltage		–0.5 to 7.0	V
Ι <sub>ΙΚ</sub>	Input Diode Current		-20	mA
I <sub>CC</sub>	DC Supply Current, $V_{CC}$ and GND		+25	mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C	
ΤL	Lead Temperature, 1 mm from Case for	10 Seconds	260	°C
TJ	Junction Temperature Under Bias		+ 150	°C
$\theta_{JA}$	Thermal Resistance	SC70–5 (Note 1) SOT23–5	350 230	°C/W
PD	Power Dissipation in Still Air at 85°C	SC70–5 SOT23–5	150 200	mW
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	> 2000 > 200 N/A	V
I <sub>Latchup</sub>	Latchup Performance	Above $V_{CC}$ and Below GND at 125°C (Note 5)	±500	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.

2. Tested to EIA/JESD22-A114-A.

3. Tested to EIA/JESD22-A115-A.

4. Tested to JESD22-C101-A.

5. Tested to EIA/JESD78.

### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Characteristics			Max	Unit
V <sub>CC</sub>	DC Supply Voltage		2.0	5.5	V
VIN	Digital Input Voltage		GND	5.5	V
VIS	Analog Input Voltage		GND	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature Range		-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time V	$CC = 3.3 V \pm 0.3 V$ $CC = 5.0 V \pm 0.5 V$	0 0	100 20	ns/V

#### Device Junction Temperature versus Time to 0.1% Bond Failures

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 3. Failure Rate vs. Time Junction Temperature

#### DC ELECTRICAL CHARACTERISTICS

			v <sub>cc</sub>	T <sub>A</sub> =	25°C	<b>TA</b> ≤	85°C	–55°C ≤ T	A ≤ 125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Max	Min	Max	Min	Max	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage ON/OFF Control Input	R <sub>ON</sub> = Per Spec	3.0 4.5 5.5	1.2 2.0 2.0		1.2 2.0 2.0		1.2 2.0 2.0		V
V <sub>IL</sub>	Maximum Low-Level Input Voltage ON/OFF Control Input	R <sub>ON</sub> = Per Spec	3.0 4.5 5.5		0.53 0.8 0.8		0.53 0.8 0.8		0.53 0.8 0.8	V
I <sub>IN</sub>	Maximum Input Leakage Current ON/OFF Control Input	$V_{IN} = V_{CC}$ or GND	0 to 5.5		±0.1		±1.0		±1.0	μΑ
Icc	Maximum Quiescent Supply Current		5.5		1.0		20		40	μΑ
I <sub>CCT</sub>	Quiescent Supply Current	ON/OFF Control at 3.4 V	5.5		1.35		1.5		1.65	mA
R <sub>ON</sub>	Maximum "ON" Resistance	$\begin{array}{l} V_{IN} = V_{IH} \\ V_{IS} = V_{CC} \text{ or } GND \\  I_{IS}  \leq 10 \text{ mA } (\text{Figure 4}) \end{array}$	3.0 4.5 5.5		60 45 40		70 50 45		100 60 55	Ω
I <sub>OFF</sub>	Maximum Off-Channel Leakage Current	$\begin{array}{l} V_{IN} = V_{IL} \\ V_{IS} = V_{CC} \text{ or GND} \\ \text{Switch Off (Figure 5)} \end{array}$	5.5		0.1		0.5		1.0	μΑ

#### AC ELECTRICAL CHARACTERISTICS $C_{load} = 50 \text{ pF}$ , Input $t_r/t_f = 3.0 \text{ ns}$

Power Dissipation Capacitance (Note 6)

 $C_{PD}$ 

			v <sub>cc</sub>	T,	<sub>A</sub> = 25°	°C	<b>TA</b> ≤	85°C	<b>-55°C</b> ≤ T	A ≤ 125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input X to Y	Y <sub>A</sub> = Open (Figures 7, 14)	2.0 3.0 4.5 5.5		1 0.6 0.6 0.6	5 2 1 1		6 3 1 1		7 4 2 1	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Propagation Delay, ON/OFF Control to Analog Output	R <sub>L</sub> = 1000 Ω (Figures 8, 15)	2.0 3.0 4.5 5.5		32 28 24 20	40 35 30 25		45 40 35 30		50 45 40 35	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Propagation Delay, ON/OFF Control to Analog Output	R <sub>L</sub> = 1000 Ω (Figures 8, 15)	2.0 3.0 4.5 5.5		32 28 24 20	40 35 30 25		45 40 35 30		50 45 40 35	ns
C <sub>IN</sub>	Maximum Input	ON/OFF Control Input	0.0		3	10		10		10	pF
	Capacitance	Control Input = GND Analog I/O Feedthrough	5.0		4 4	10 10		10 10		10 10	
	Typical @ 25°C, V <sub>CC</sub> = 5.0 V										

6.  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$ .  $C_{PD}$  is used to determine the no-load dynamic power consumption;  $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$ .

18

pF

Symbol	Parameter	Test Conditions	V <sub>CC</sub>	Limit 25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 10)	$f_{in}$ = 1 MHz Sine Wave Adjust $f_{in}$ voltage to obtain 0 dBm at $V_{OS}$ Increase $f_{in}$ = frequency until dB meter reads –3 dB $R_L$ = 50 $\Omega$	3.0 4.5 5.5	150 175 180	MHz
ISO <sub>off</sub>	Off-Channel Feedthrough Isolation (Figure 11)	$ \begin{array}{l} f_{in} = \text{Sine Wave} \\ \text{Adjust } f_{in} \text{ voltage to obtain 0 dBm at } V_{IS} \\ f_{in} = 10 \text{ kHz}, \text{ R}_L = 600 \ \Omega \end{array} $	3.0 4.5 5.5	-80 -80 -80	dB
NOISE <sub>feed</sub>	Feedthrough Noise Control to Switch (Figure 12)	$V_{in} \leq$ 1 MHz Square Wave (t_r = t_f = 2ns) $R_L = 600 \ \Omega$	3.0 4.5 5.5	45 60 130	mV <sub>PP</sub>
THD	Total Harmonic Distortion (Figure 13)		3.3 5.5	0.30 0.15	%






Figure 4. On Resistance Test Set-Up








Figure 6. Maximum On–Channel Leakage Current Test Set–Up







Figure 7. Propagation Delay Test Set-Up


Switch to Position 2 when testing  $t_{\text{PLZ}}$  and  $t_{\text{PZL}}$ Switch to Position 1 when testing  $t_{PHZ}$  and  $t_{PZH}$ 



















\*Includes all probe and jig capacitance.










Figure 13. Total Harmonic Distortion Test Set-Up




Figure 14. Propagation Delay, Analog In to Analog Out Waveforms




Figure 15. Propagation Delay, ON/OFF Control

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
M74VHC1GT66DFT1G	SC-88A (Pb-Free)	
MC74VHC1GT66DFT2	SC-88A	
M74VHC1GT66DFT2G	SC-88A (Pb-Free)	3000 / Tape & Reel
MC74VHC1GT66DTT1	TSOP-5	
M74VHC1GT66DTT1G	TSOP-5 (Pb-Free)	

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **NSEM**




#### SC-88A (SC-70-5/SOT-353) CASE 419A-02 **ISSUE M**


NDTES: 1.


2.


З.


DATE 11 APR 2023











#### RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

DIM	MILLIMETERS				
MIU	MIN.	NDM.	MAX.		
A	0.80	0.95	1.10		
A1			0.10		
A3		0.20 REF	-		
b	0.10	0.20	0.30		
С	0.10		0.25		
D	1.80	2.00	5'50		
E	2.00	2.10	5'50		
E1	1.15	1.25	1.35		
e	0.65 BSC				
L	0.10	0.15	0.30		

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,

PROTRUSIONS, OR GATE BURRS.MOLD FLASH, PROTRUSIONS,

OR GATE BURRS SHALL NOT EXCEED 0.1016MM PER SIDE.

CONTROLLING DIMENSION: MILLIMETERS 419A-01 DBSOLETE, NEW STANDARD 419A-02

## **GENERIC MARKING**





\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

XXX = Specific Device Code


Μ = Date Code = Pb-Free Package

(Note: Microdot may be in either location)

STYLE 1: PIN 1. BASE 2. EMITTER 3. BASE 4. COLLECTOR 5. COLLECTOR	STYLE 2: PIN 1. ANODE 2. EMITTER 3. BASE 4. COLLECTOR 5. CATHODE	STYLE 3: PIN 1. ANODE 1 2. N/C 3. ANODE 2 4. CATHODE 2 5. CATHODE 1	STYLE 4: PIN 1. SOURCE 1 2. DRAIN 1/2 3. SOURCE 1 4. GATE 1 5. GATE 2	STYLE 5: PIN 1. CATHODE 2. COMMON ANOD 3. CATHODE 2 4. CATHODE 3 5. CATHODE 4	E
STYLE 6: PIN 1. EMITTER 2 2. BASE 2 3. EMITTER 1 4. COLLECTOR 5. COLLECTOR 2/BASE	STYLE 7: PIN 1. BASE 2. EMITTER 3. BASE 4. COLLECTOR 1 5. COLLECTOR	STYLE 8: PIN 1. CATHODE 2. COLLECTOR 3. N/C 4. BASE 5. EMITTER	STYLE 9: PIN 1. ANODE 2. CATHODE 3. ANODE 4. ANODE 5. ANODE	Note: Please refer to style callout. If style to out in the datasheet r datasheet pinout or p	ype is not called efer to the device
DOCUMENT NUMBER:	98ASB42984B			ot when accessed directly from when stamped "CONTROLLED (	
DESCRIPTION:	SC-88A (SC-70-	PAGE 1 OF 1			

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# onsemi



DOCUMENT NUMBER:	98ARB18753C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSOP-5		PAGE 1 OF 1
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.			

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>