


# TYPES SN5473, SN54H73, SN54L73, SN54LS73A, SN7473, SN74H73, SN74LS73A DUAL J-K FLIP-FLOPS WITH CLEAR

REVISED DECEMBER 1983

- Package Options Include Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

SN5473, SN54H73, SN54LS73A ... J OR W PACKAGE  
SN54L73 ... J PACKAGE  
SN7473, SN74H73 ... J OR N PACKAGE  
SN74LS73A ... D, J OR N PACKAGE  
(TOP VIEW)



## description

The '73, 'H73, and 'L73 contain two independent J-K flip-flops with individual J-K, clock, and direct clear inputs. The '73, 'H73, and 'L73 are positive pulse-triggered flip-flops. J-K input is loaded into the master while the clock is high and transferred to the slave on the high-to-low transition. For these devices the J and K inputs must be stable while the clock is high.

The 'LS73A contain two independent negative-edge-triggered flip-flops. The J and K inputs must be stable one setup time prior to the high-to-low clock transition for predictable operation. When the clear is low, it overrides the clock and data inputs forcing the Q output low and the  $\bar{Q}$  output high.

The SN5473, SN54H73, SN54L73, and the SN54LS73A are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN7473, SN74H73, and the SN74LS73A are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

'73, 'H73, 'L73  
FUNCTION TABLE

| INPUTS |     |   |   | OUTPUTS |             |
|--------|-----|---|---|---------|-------------|
| CLR    | CLK | J | K | Q       | $\bar{Q}$   |
| L      | X   | X | X | L       | H           |
| H      |     | L | L | $Q_0$   | $\bar{Q}_0$ |
| H      |     | H | L | H       | L           |
| H      |     | L | H | L       | H           |
| H      |     | H | H | TOGGLE  |             |

'LS73A  
FUNCTION TABLE

| INPUTS |     |   |   | OUTPUTS |             |
|--------|-----|---|---|---------|-------------|
| CLR    | CLK | J | K | Q       | $\bar{Q}$   |
| L      | X   | X | X | L       | H           |
| H      |     | L | L | $Q_0$   | $\bar{Q}_0$ |
| H      |     | H | L | H       | L           |
| H      |     | L | H | L       | H           |
| H      |     | H | H | TOGGLE  |             |
| H      | H   | X | X | $Q_0$   | $\bar{Q}_0$ |



FOR CHIP CARRIER INFORMATION,  
CONTACT THE FACTORY

3

TTL DEVICES


**TYPES SN5473, SN54H73, SN54L73, SN54LS73A,  
SN7473, SN74H73, SN74LS73A  
DUAL J-K FLIP-FLOPS WITH CLEAR**

**logic symbols**





Pin numbers shown on logic notation are for D, J or N packages.


**schematics of inputs and outputs**



'73




'H73





TYPES SN54L73, SN54LS73A, SN74LS73A  
DUAL J-K FLIP-FLOPS WITH CLEAR


schematics of inputs and outputs (continued)



'L73





'LS73A



TTL DEVICES

**TYPES SN5473, SN54H73, SN7473, SN74H73**  
**DUAL J-K FLIP-FLOPS WITH CLEAR**

logic diagrams





3

TTL DEVICES

TYPES SN5473, SN54H73, SN54L73, SN54LS73A,  
 SN7473, SN74H73, SN74LS73A  
 DUAL J-K FLIP-FLOPS WITH CLEAR

logic diagrams (continued)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|   |                |
|---|----------------|
| Supply voltage, $V_{CC}$ (see Note 1)       | 7 V            |
| Input voltage: '73, 'H73, 'L73              | 5.5 V          |
| 'LS73A                                      | 7 V            |
| Operating free-air temperature range: SN54' | -55°C to 125°C |
| SN74'                                       | 0°C to 70°C    |
| Storage temperature range                   | -65°C to 150°C |

NOTE 1: Voltage values are with respect to network ground terminal.

3  
TTL DEVICES

# TYPES SN5473, SN7473

## DUAL J-K FLIP-FLOPS WITH CLEAR

### recommended operating conditions

|          |                                  | SN5473   |     |     | SN7473 |     |      | UNIT |
|----------|----------------------------------|----------|-----|-----|--------|-----|------|------|
|          |                                  | MIN      | NOM | MAX | MIN    | NOM | MAX  |      |
| $V_{CC}$ | Supply voltage                   | 4.5      | 5   | 5.5 | 4.75   | 5   | 5.25 | V    |
| $V_{IH}$ | High-level input voltage         | 2        |     |     | 2      |     |      | V    |
| $V_{IL}$ | Low-level input voltage          | 0.8      |     |     | 0.8    |     |      | V    |
| $I_{OH}$ | High-level output current        | -0.4     |     |     | -0.4   |     |      | mA   |
| $I_{OL}$ | Low-level output current         | 16       |     |     | 16     |     |      | mA   |
| $t_w$    | Pulse duration                   | CLK high |     | 20  | 20     |     | ns   |      |
|          |                                  | CLK low  |     | 47  | 47     |     |      |      |
|          |                                  | CLR low  |     | 25  | 25     |     |      |      |
| $t_{su}$ | Input setup time before CLK ↑    | 0        |     |     | 0      |     |      | ns   |
| $t_h$    | Input hold time data after CLK ↓ | 0        |     |     | 0      |     |      | ns   |
| $T_A$    | Operating free-air temperature   | -55      |     | 125 | 0      |     | 70   | °C   |

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |            | TEST CONDITIONS†  |  | SN5473 |      | SN7473 |     | UNIT |
|-----------|------------|---|--|--------|------|--------|-----|------|
|           |            |   |  | MIN    | TYP‡ | MAX    | MIN |      |
| $V_{IK}$  |            | $V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$   |  | -1.5   |      | -1.5   |     | V    |
| $V_{OH}$  |            | $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -0.4 \text{ mA}$ |  | 2.4    | 3.4  | 2.4    | 3.4 | V    |
| $V_{OL}$  |            | $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$   |  | 0.2    | 0.4  | 0.2    | 0.4 | V    |
| $I_I$     |            | $V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$  |  | 1      |      | 1      |     | mA   |
| $I_{IH}$  | J or K     | $V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$  |  | 40     |      | 40     |     | μA   |
|           | CLR or CLK |   |  | 80     |      | 80     |     |      |
| $I_{IL}$  | J or K     | $V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$  |  | -1.6   |      | -1.6   |     | mA   |
|           | CLR        |   |  | -3.2   |      | -3.2   |     |      |
|           | CLK        |   |  | -3.2   |      | -3.2   |     |      |
| $I_{OS}§$ |            | $V_{CC} = \text{MAX}$   |  | -20    | -57  | -18    | -57 | mA   |
| $I_{CC}$  |            | $V_{CC} = \text{MAX},$ See Note 2   |  | 10     | 20   | 10     | 20  | mA   |

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 2: With all outputs open,  $I_{CC}$  is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ (see note 3)

| PARAMETER¶ | FROM (INPUT) | TO (OUTPUT)    | TEST CONDITIONS     |                       | MIN | TYP | MAX | UNIT |
|------------|--------------|----------------|---------------------|-----------------------|-----|-----|-----|------|
| $f_{max}$  |              |                | $R_L = 400 \Omega,$ | $C_L = 15 \text{ pF}$ | 15  | 20  |     | MHz  |
| $t_{PLH}$  | CLR          | $\bar{Q}$      |                     |                       | 16  | 25  |     | ns   |
| $t_{PHL}$  |              | Q              |                     |                       | 25  | 40  |     | ns   |
| $t_{PLH}$  | CLK          | Q or $\bar{Q}$ |                     |                       | 16  | 25  |     | ns   |
| $t_{PHL}$  |              |                |                     |                       | 25  | 40  |     | ns   |

¶  $f_{max}$  = maximum clock frequency;  $t_{PLH}$  = propagation delay time, low-to-high-level output;  $t_{PHL}$  = propagation delay time, high-to-low-level output.

NOTE 3: See General Information Section for load circuits and voltage waveforms.

# TYPES SN54H73, SN74H73 DUAL J-K FLIP-FLOPS WITH CLEAR

## recommended operating conditions

|                 |                                   | SN54H73         |     |     | SN74H73 |     |      | UNIT |
|-----------------|-----------------------------------|-----------------|-----|-----|---------|-----|------|------|
|                 |                                   | MIN             | NOM | MAX | MIN     | NOM | MAX  |      |
| V <sub>CC</sub> | Supply voltage                    | 4.5             | 5   | 5.5 | 4.75    | 5   | 5.25 | V    |
| V <sub>IH</sub> | High-level input voltage          | 2               |     |     | 2       |     |      | V    |
| V <sub>IL</sub> | Low-level input voltage           |                 |     |     | 0.8     |     |      | V    |
| I <sub>OH</sub> | High-level output current         |                 |     |     | -0.5    |     |      | mA   |
| I <sub>OL</sub> | Low-level output current          |                 |     |     | 20      |     |      | mA   |
| t <sub>w</sub>  | Pulse duration                    | CLK high        |     | 12  | 12      |     | ns   |      |
|                 |                                   | CLK low         |     | 28  | 28      |     |      |      |
|                 |                                   | CLR low         |     | 16  | 16      |     |      |      |
| t <sub>su</sub> | Input setup time before CLK †     | High-level data |     | 0   | 0       |     | ns   |      |
|                 |                                   | Low-level data  |     | 0   | 0       |     |      |      |
| t <sub>h</sub>  | Input hold time, data after CLK † | 0               |     |     | 0       |     |      | ns   |
| T <sub>A</sub>  | Operating free-air temperature    | -55             |     | 125 | 0       |     | 70   | °C   |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER         |              | TEST CONDITIONS †  |  | SN54H73 |       | SN74H73 |      | UNIT |
|-------------------|--------------|--|--|---------|-------|---------|------|------|
|                   |              |  |  | MIN     | TYP ‡ | MAX     | MIN  |      |
| V <sub>IK</sub>   |              | V <sub>CC</sub> = MIN, I <sub>J</sub> = -8 mA  |  | -1.5    |       | -1.5    |      | V    |
| V <sub>OH</sub>   |              | V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -0.5 mA |  | 2.4     | 3.4   | 2.4     | 3.4  | V    |
| V <sub>OL</sub>   |              | V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 20 mA   |  | 0.2     | 0.4   | 0.2     | 0.4  | V    |
| I <sub>J</sub>    |              | V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V  |  | 1       |       | 1       |      | mA   |
| I <sub>IH</sub>   | J, K, or CLK | V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V  |  | 50      |       | 50      |      | µA   |
|                   | CLR          |  |  | 100     |       | 100     |      |      |
| I <sub>IL</sub>   | J, K, or CLK | V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V  |  | -2      |       | -2      |      | mA   |
|                   | CLR          |  |  | -4      |       | -4      |      |      |
| I <sub>OS</sub> § |              | V <sub>CC</sub> = MAX  |  | -40     | -100  | -40     | -100 | mA   |
| I <sub>CC</sub>   |              | V <sub>CC</sub> = MAX, See Note 2  |  | 16      | 25    | 16      | 25   | mA   |

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25° C.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and  $\bar{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25° C (see note 3)

| PARAMETER        | FROM (INPUT) | TO (OUTPUT)    | TEST CONDITIONS                                |  | MIN | TYP | MAX | UNIT |
|------------------|--------------|----------------|--|--|-----|-----|-----|------|
| t <sub>max</sub> |              |                | R <sub>L</sub> = 280 Ω, C <sub>L</sub> = 25 pF |  | 25  | 30  |     | MHz  |
| t <sub>PLH</sub> | CLR          | $\bar{Q}$      |  |  | 6   | 13  |     | ns   |
| t <sub>PHL</sub> |              | Q              |  |  | 12  | 24  |     | ns   |
| t <sub>PLH</sub> | CLK          | Q or $\bar{Q}$ |  |  | 14  | 21  |     | ns   |
| t <sub>PHL</sub> |              |                |  |  | 22  | 27  |     | ns   |

NOTE 3: See General Information Section for load circuits and voltage waveforms

3  
TTL DEVICES

# TYPE SN54L73

## DUAL J-K FLIP-FLOPS WITH CLEAR

### recommended operating conditions

|          |                                       | MIN                  | NOM | MAX  | UNIT        |
|----------|---------------------------------------|----------------------|-----|------|-------------|
| $V_{CC}$ | Supply voltage                        | 4.5                  | 5   | 5.5  | V           |
| $V_{IH}$ | High-level input voltage              | 2                    |     |      | V           |
| $V_{IL}$ | Low-level input voltage               | Clock input          |     | 0.6  | V           |
|          |                                       | All other inputs     |     | 0.7  |             |
| $I_{OH}$ | High-level output current             |                      |     | -0.1 | mA          |
| $I_{OL}$ | Low-level output current              |                      |     | 2    | mA          |
| $t_w$    | Pulse duration                        | CLK high or low      |     | 200  | ns          |
|          |                                       | $\overline{CLR}$ low |     | 100  |             |
| $t_{su}$ | Setup time before CLK $\uparrow$      | 0                    |     |      | ns          |
| $t_h$    | Hold time-data after CLK $\downarrow$ | 0                    |     |      | ns          |
| $T_A$    | Operating free-air temperature        | -55                  |     | 125  | $^{\circ}C$ |

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |                         | TEST CONDITIONS <sup>†</sup>       |                          | MIN                     | TYP <sup>‡</sup>           | MAX   | UNIT          |   |
|-----------|-------------------------|------------------------------------|--------------------------|-------------------------|----------------------------|-------|---------------|---|
| $V_{OH}$  |                         | $V_{CC} = \text{MIN}$ ,            | $V_{IH} = 2 \text{ V}$ , | $V_{IL} = \text{MAX}$ , | $I_{OH} = -0.1 \text{ mA}$ | 2.4   | 3.3           | V |
| $V_{OL}$  |                         | $V_{CC} = \text{MIN}$ ,            | $V_{IH} = 2 \text{ V}$ , | $V_{IL} = \text{MAX}$ , | $I_{OL} = 2 \text{ mA}$    | 0.15  | 0.3           | V |
| $I_I$     | J or K                  | $V_{CC} = \text{MAX}$ ,            | $V_I = 5.5 \text{ V}$    |                         |                            | 0.1   | mA            |   |
|           | $\overline{CLR}$ or CLK |                                    |                          |                         |                            | 0.2   |               |   |
| $I_{IH}$  | J or K                  | $V_{CC} = \text{MAX}$ ,            | $V_I = 2.4 \text{ V}$    |                         |                            | 10    | $\mu\text{A}$ |   |
|           | $\overline{CLR}$        |                                    |                          |                         |                            | 20    |               |   |
|           | CLK                     |                                    |                          |                         |                            | -200  |               |   |
| $I_{IL}$  | J or K                  | $V_{CC} = \text{MAX}$ ,            | $V_I = 0.3 \text{ V}$    |                         |                            | -0.18 | mA            |   |
|           | $\overline{CLR}$ or CLK |                                    |                          |                         |                            | -0.36 |               |   |
| $I_{OS}$  |                         | $V_{CC} = \text{MAX}$              |                          | -3                      |                            | -15   | mA            |   |
| $I_{CC}$  |                         | $V_{CC} = \text{MAX}$ , See Note 2 |                          | 0.76                    |                            | 1.44  | mA            |   |

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}C$ .

NOTE 2: With all outputs open,  $I_{CC}$  is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}C$ (see note 3)

| PARAMETER | FROM (INPUT)                | TO (OUTPUT)         | TEST CONDITIONS                                   | MIN | TYP | MAX | UNIT |    |
|-----------|-----------------------------|---------------------|---|-----|-----|-----|------|----|
| $f_{max}$ |                             |                     | $R_L = 4 \text{ k}\Omega$ , $C_L = 50 \text{ pF}$ | 2.5 | 3   |     | MHz  |    |
| $t_{PLH}$ | $\overline{CLR}$            | Q or $\overline{Q}$ |   |     | 35  | 75  | ns   |    |
| $t_{PHL}$ | $\overline{CLR}$ (CLK high) | $\overline{Q}$ or Q |   |     | 60  | 150 | ns   |    |
|           | $\overline{CLR}$ (CLK low)  |                     |   |     | 200 |     |      |    |
| $t_{PLH}$ | CLK                         | Q or $\overline{Q}$ |   |     | 10  | 35  | 75   | ns |
| $t_{PHL}$ |                             |                     |   |     | 10  | 60  | 150  | ns |

NOTE 3: See General Information Section for load circuits and voltage waveforms.



# TYPES SN54LS73A, SN74LS73A DUAL J-K FLIP-FLOPS WITH CLEAR

## recommended operating conditions

|                    |                                | SN54LS73A        |     |      | SN74LS73A |     |      | UNIT |
|--------------------|--------------------------------|------------------|-----|------|-----------|-----|------|------|
|                    |                                | MIN              | NOM | MAX  | MIN       | NOM | MAX  |      |
| V <sub>CC</sub>    | Supply voltage                 | 4.5              | 5   | 5.5  | 4.75      | 5   | 5.25 | V    |
| V <sub>IH</sub>    | High-level input voltage       | 2                |     |      | 2         |     |      | V    |
| V <sub>IL</sub>    | Low-level input voltage        |                  |     | 0.7  |           |     | 0.8  | V    |
| I <sub>OH</sub>    | High-level output current      |                  |     | -0.4 |           |     | -0.4 | mA   |
| I <sub>OL</sub>    | Low-level output current       |                  |     | 4    |           |     | 8    | mA   |
| f <sub>clock</sub> | Clock frequency                | 0                |     | 30   | 0         |     | 30   | MHz  |
| t <sub>w</sub>     | Pulse duration                 | CLK high         |     | 20   |           |     | 20   | ns   |
|                    |                                | CLR low          |     | 25   |           |     | 20   |      |
| t <sub>su</sub>    | Set up time-before CLK ↓       | data high or low |     | 20   |           |     | 20   | ns   |
|                    |                                | CLR inactive     |     | 20   |           |     | 20   |      |
| t <sub>h</sub>     | Hold time-data after CLK ↓     |                  |     | 0    |           |     | 0    | ns   |
| T <sub>A</sub>     | Operating free-air temperature | -55              |     | 125  | 0         |     | 70   | °C   |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER         |            | TEST CONDITIONS†       |  | SN54LS73A |      |      | SN74LS73A |      |      | UNIT |
|-------------------|------------|------------------------|--|-----------|------|------|-----------|------|------|------|
|                   |            |                        |  | MIN       | TYP‡ | MAX  | MIN       | TYP‡ | MAX  |      |
| V <sub>IK</sub>   |            | V <sub>CC</sub> = MIN, | I <sub>I</sub> = -18 mA  |           |      | -1.5 |           |      | -1.5 | V    |
| V <sub>OH</sub>   |            | V <sub>CC</sub> = MIN, | V <sub>IH</sub> = 2 V, V <sub>IL</sub> = MAX,<br>I <sub>OH</sub> = -0.4 mA | 2.5       | 3.4  |      | 2.7       | 3.4  |      | V    |
| V <sub>OL</sub>   |            | V <sub>CC</sub> = MIN, | V <sub>IL</sub> = MAX, V <sub>IH</sub> = 2 V,<br>I <sub>OL</sub> = 4 mA    |           | 0.25 | 0.4  |           | 0.25 | 0.4  | V    |
|                   |            | V <sub>CC</sub> = MIN, | V <sub>IL</sub> = MAX, V <sub>IH</sub> = 2 V,<br>I <sub>OL</sub> = 8 mA    |           |      |      |           | 0.35 | 0.5  |      |
| I <sub>I</sub>    | J or K     | V <sub>CC</sub> = MAX, | V <sub>I</sub> = 7 V   |           |      | 0.1  |           |      | 0.1  | mA   |
|                   | CLR        |                        |  |           |      | 0.3  |           |      | 0.3  |      |
|                   | CLK        |                        |  |           |      | 0.4  |           |      | 0.4  |      |
| I <sub>IH</sub>   | J or K     | V <sub>CC</sub> = MAX, | V <sub>I</sub> = 2.7 V   |           |      | 20   |           |      | 20   | μA   |
|                   | CLR        |                        |  |           |      | 60   |           |      | 60   |      |
|                   | CLK        |                        |  |           |      | 80   |           |      | 80   |      |
| I <sub>IL</sub>   | J or K     | V <sub>CC</sub> = MAX, | V <sub>I</sub> = 0.4 V   |           |      | -0.4 |           |      | -0.4 | mA   |
|                   | CLR or CLK |                        |  |           |      | -0.8 |           |      | -0.8 |      |
| I <sub>OS</sub> § |            | V <sub>CC</sub> = MAX, | See Note 4   | -20       |      | -100 | -20       |      | -100 | mA   |
| I <sub>CC</sub>   |            | V <sub>CC</sub> = MAX, | See Note 2   |           | 4    | 6    |           | 4    | 6    | mA   |

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and Q̄ outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V<sub>O</sub> = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see note 3)

| PARAMETER        | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS        |                        | MIN | TYP | MAX | UNIT |    |
|------------------|--------------|-------------|------------------------|------------------------|-----|-----|-----|------|----|
| t <sub>max</sub> |              |             | R <sub>L</sub> = 2 kΩ, | C <sub>L</sub> = 15 pF | 30  | 45  |     | MHz  |    |
| t <sub>PLH</sub> | CLR or CLK   | Q or Q̄     |                        |                        |     | 15  | 20  |      | ns |
| t <sub>PHL</sub> |              |             |                        |                        |     | 15  | 20  |      | ns |

NOTE 3: See General Information Section for load circuits and voltage waveforms

3

TTL DEVICES



## TTL DEVICES