

#### **FEATURES**

- . On-Chip Latches for All DAC's
- Linearity Grades to ±1/8 LSB
- Single Supply Voltage (5 Volt)
- . DAC's Matched to 1%
- . Four Quadrant Multiplication
- Microprocessor TTL/CMOS Compatible
- Read/Write Capability for all DAC's
- Latch-Up Free

#### **APPLICATIONS**

- Microprocessor Controlled Gain and Attenuation Circuits
- Microprocessor Controlled/Programmable **Power Supplies**
- · Hardware Redundant Applications Requiring Data Readback
- PDIP, CDIP, PLCC & SOIC Packages Available

#### **GENERAL DESCRIPTION**

The MP7628 is a guad 8-bit digital-to-analog converter designed using Micro Power Systems' proven decoded DAC architecture featuring excellent DAC-to-DAC matching and guaranteed monotonicity.

Separate on-chip latches are provided for each DAC to allow easy microprocessor interface.

The readback function allows the user to poll or read the data latches, eliminating the need for storing information in RAM. In the event the microprocessor power supply is interrupted, it can poll the DACs to establish the last known system state.


Data is transferred into any of the four DAC data latches via common 8-bit TTL/CMOS compatible input port. Control inputs

DS1, DS2 and A/B determine which DAC is to be loaded. The MP7628's load cycle is similar to the write cycle of a random access memory and the device is bus compatible with most 8-bit microprocessors.

The device operates at +5 V power supply and dissipates less than 5mW.

All DAC's offer excellent four quadrant multiplication characteristics with a separate reference input and feedback resistor for each DAC.

Specified for operation over the commercial / industrial (-40) to +85°C) and military (-55 to +125°C) temperature ranges, the MP7628 is available in Plastic (PDIP) and Ceramic (CDIP) dualin-line, Plastic leaded chip carrier (PLCC) and Surface Mount (SOIC) packages.






#### ORDERING INFORMATION

Package Type	Temperature Range	Part No.	INL (LSB)	DNL (LSB)	Gain Error (% FSR)	
Plastic Dip	-40 to +85°C	MP7628JN	<u>+</u> 1/2	<u>+</u> 1/2	<u>+</u> 1.8	
Plastic Dip	-40 to +85°C	MP7628KN	±1/4	±1/4	±0.9	
Plastic Dip	-40 to +85°C	MP7628LN	<u>+</u> 1/8	<u>+</u> 1/8	±0.5	
SOIC	-40 to +85°C	MP7628JS	±1/2	<u>+</u> 1/2	±1.8	
SOIC	-40 to +85°C	MP7628KS	±1/4	±1/4	±0.9	
SOIC	-40 to +85°C	MP7628LS	±1/8	±1/8	±0.5	
PLCC	40 to +85°C	MP7628JP	±1/2	±1/2	±1.8	
PLCC	-40 to +85°C	MP7628KP	±1/4	±1/4	±0.9	
PLCC	-40 to +85°C	MP7628LP	±1/8	±1/8	±0.5	
Ceramic Dip	40 to +85°C	MP7628AD	±1/2	±1/2	±1.8	
Ceramic Dip	-40 to +85°C	MP7628BD	±1/4	<u>+</u> 1/4	±0.9	
Ceramic Dip	-40 to +85°C	MP7628CD	±1/8	±1/8	±0.5	
Ceramic Dip	~55 to +125°C	MP7628SD	±1/2	±1/2	±1.8	
Ceramic Dip	-55 to +125°C	MP7628SD/883	±1/2	±1/2	±1.8	
Ceramic Dip	-55 to +125°C	MP7628TD	±1/4	±1/4	±0.9	
Ceramic Dip	-55 to +125°C	MP7628TD/883	±1/4	±1/4	±0.9	
Ceramic Dip	-55 to +125°C	MP7628UD	±1/8	±1/8	<u>+</u> 0.5	
Ceramic Dip	-55 to +125°C	MP7628UD/883	±1/8	±1/8	±0.5	

#### **PIN CONFIGURATIONS**





## **PIN OUT DEFINITIONS**

PIN NO.	NAME	DESCRIPTION			
1	V <sub>DD</sub>	Power Supply			
2	VREFA	Reference Voltage for DAC A			
3	R <sub>FBA</sub>	Feedback Resistor for DAC A			
4	I <sub>OUT1A</sub>	Current Output 1 DAC A			
5	IOUT2A/ IOUT2B	Current Output 2 DAC A/DAC B			
6	lout1B	Current Output 1 DAC B			
7	R <sub>FBB</sub>	Feedback Resistor for DAC B			
8	V <sub>REFB</sub>	Reference Voltage for DAC B			
9	DB0	Data Bit 0 (LSB)			
10	DB1	Data Bit 1			
11	DB2	Data Bit 2			
12	DB3	Data Bit 3			
13	DB4	Data Bit 4			
14	DB5	Data Bit 5			
15	DB6	Data Bit 6			
16	DB7	Data Bit 7 (MSB)			
17	A/B	DAC Selection			
18	R/₩	Read/Write			
19	DS1	Control 1			
20	DS2	Control 2			
21	V <sub>REFD</sub>	Reference Voltage for DAC D			
22	R <sub>FBD</sub>	Feedback Resistor for DAC D			
23	I <sub>OUT1D</sub>	Current Output 1 DAC D			
24	I <sub>OUT2C</sub> / I <sub>OUT2D</sub>	Current Output 2 DAC C/DAC D			
25	l <sub>OUT1C</sub>	Current Output 1 DAC C			
26	R <sub>FBC</sub>	Feedback Resistor for DAC C			
27	V <sub>REFC</sub>	Reference Voltage for DAC C			
28	GND	Ground			

**Micro Power Systems** 

#### **ELECTRICAL CHARACTERISTICS**

(V<sub>DD</sub> = + 5 V, V<sub>REF</sub> = +10 V unless otherwise noted)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to 1 Min	Tmax Max	Units	Test Conditions/Comments
STATIC PERFORMANCE (1)								FSR = Full Scale Range
Resolution (All Grades)	N	. 8			8		Bits	
Integral Non-Linearity (Relative Accuracy) J, A, S K, B, T L, C, U	INL			±1/2 ±1/4 ±1/8		±1/2 ±1/4 ±1/8	LSB	End Point Linearity Spec.
Differential Non-Linearity J, A, S K, B, T L, C, U	DNL			±1/2 ±1/4 ±1/8		±1/2 ±1/4 ±1/8	LSB	All grades monotonic over full temperature range.
Gain Error J, A, S K, B, T L, C, U	GE			±1.5 ±0.8 ±0.4		±1.8 ±0.9 ±0.5	% FSR	Using Internal R <sub>FB</sub> Digital Inputs = V <sub>INH</sub>
Gain Temperature Coefficient (2)	TC <sub>GE</sub>					±2	ppm/°C	∆Gain/∆Temperature
Power Supply Rejection Ratio	PSRR			<u>+</u> 200		±400	ppm/%	$ \Delta Gain/\Delta V_{DD}  \Delta V_{DD} = \pm 5\%$ Digital Inputs = $V_{INH}$
Output Leakage Current (all)	l <sub>OUT1</sub>			<u>±</u> 50		<u>+</u> 200	nA	Digital Inputs = V <sub>INL</sub>
REFERENCE INPUT								
Voltage Range (2) Input Resistance	R <sub>IN</sub>	12		±20 28	12	±20 28	V kΩ	
DIGITAL INPUTS (3)								
Logic Thresholds VINH VINL Input Leakage Current Input Capacitance (2)	I <sub>LKG</sub> C <sub>IN</sub>	2.4	3	0.8 ±1	2.4	0.8 ±10	V V μA pF	
DATA BUS OUTPUTS								
Output Capacitance (2) Input Leakage Current	C <sub>OUT</sub>		7	±1		±10	pF μA	
ANALOG OUTPUTS								
Propagation Delay (2)		500			750		ns	From digital input to 90% of final analog output current
Output Capacitance (2)  Glitch Energy (2)	C <sub>OUT</sub> C <sub>OUT</sub>	160	120 80		440		pF pF nVs	DAC Inputs all 1's DAC Inputs all 0's Typical for code transition from all 0's to all 1's

### **ELECTRICAL CHARACTERISTICS (CON'T)**

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Min	Tmax Max	Units	Test Conditions/Comments
POWER SUPPLY (5)								
Functional Voltage Range (2) Supply Current	V <sub>DD</sub>	4.5		5.5 50	4.5	5.5 50	V μ <b>A</b>	All digital inputs = 0 V or all = 5 V
SWITCHING CHARACTERISTICS (2, 4)								
Data Write Time Write Strobe Req. Data Hold Time Data Read Time Tri-State Hold Time Read Strobe Req.	tw tosw tohlo tr trsho tosr	320 200 40 480 240 320			400 250 50 600 300 400		ns ns ns ns ns	

#### NOTES:

- (1) Full Scale Range (FSR) is 10V for unipolar mode.
- (2)Guaranteed but not production tested.
- (3)Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- (4) See timing diagrams.
- Specified values guarantee functionality. Refer to other parameters for accuracy. (5)

Specifications are subject to change without notice

#### ABSOLUTE MAXIMUM RATINGS (1, 2) (TA = +25°C unless otherwise noted)

$V_{DD}$ to GND+7 V Digital Input Voltage to GND (2) . GND –0.5 to $V_{DD}$ +0.5 V	Storage Temperature
$I_{OUT1}$ , $I_{OUT2}$ to GND (2) GND -0.5 to $V_{DD}$ +0.5 V	Package Power Dissipation Rating to 75°C
V <sub>REF</sub> to GND <u>±</u> 25 V	CDIP, PDIP, SOIC, PLCC 1050mW
V <sub>RFB</sub> to GND <u>±</u> 25 V	Derates above 75°C 14mW/°C


#### NOTES:

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies.


# Micro Power Systems

# **MP7628**

#### **TIMING DIAGRAM READ CYCLE**



#### **TIMING DIAGRAM WRITE CYCLE**



#### **MODE SELECTION TABLE**

DS1	DS2	A/B	R/W	MODE	DAC
	Н	Н	L	WRITE	Α
L	н	L	L	WRITE	В
1 н і	L	н	L.	WRITE	С
( н	L	L	L	WRITE	D
1 L	Н	Н	Н	READ	A
l L	Н	L	н	READ	В
н	L	н	н	READ :	С
l H	Ĺ	L	н	READ	D
1 6	L	Н	L	WRITE .	A&C
L	L	L	L	WRITE	B&D
H	н	Х	Х	HOLD	A/B/C/D
L	L	Н	H	HOLD	A/B/C/D
L	L	L	Н	HOLD	A/B/C/D

L = LOW STATE H = HIGH STATE X = DON'T CARE



Micro Power Systems

**MP7628** 

#### INTERFACE LOGIC INFORMATION

DAC Selection: All DAC latches share a common 8-bit input port. The control inputs DS1, DS2 A/B select which DAC can accept data from the input port.

Mode Selection: Inputs DS and R/W control the operating mode of the selected DAC. See Mode Selection Table on the previous page.

Write Mode: When DS and R/W are both low the selected DAC is in the write mode. The input data latches of the selected

DAC are transparent and its analog output responds to activity on DB0-DB7.

Hold Mode: The selected DAC latch retains the data which was present on DB0-DB7 just prior to DS and R/W assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.

Read Mode: When  $\overline{\rm DS}$  is low and R/ $\overline{\rm W}$  is high, the selected DAC is in the read mode and the data held in the appropriate latch is outputed to the data bus.

**APPLICATION NOTES** Refer to Section 8 for Applications Information