

**Features**


- High-speed: 55, 70, 85, 100 ns
- Ultra low DC operating current of  $1\mu A$  (max.)  
TTL Standby:  $5\mu A$  (Max.)  
CMOS Standby:  $1\mu A$  (Max.)
- Fully static operation
- All inputs and outputs directly compatible
- Three state outputs
- Ultra low data retention current ( $V_{CC} = 2V$ )
- Automatic power-down when deselected
- Single  $+3V \pm 10\%$  Power Supply

**Packages**

- 32-pin TSOP (Standard)
- 32-pin 400 mil SOJ
- 32-pin 440 mil SOP (525 mil pin-to-pin)

**Description**

The V62C2181024 is a low power CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW  $\overline{CE1}$ , and active HIGH  $CE2$ , an active LOW  $\overline{OE}$ , and three static I/O's. This device has an automatic power-down mode feature when deselected.

**Functional Block Diagram**

2181024 01

**Device Usage Chart**

Operating Temperature Range	Package Outline			Access Time (ns)				Power L	Temperature Mark
	T	W	R	55	70	85	100		
0°C to 70 °C	•	•	•	•	•	•	•	•	Blank
-40°C to +85°C	•	•	•	•	•	•	•	•	I

**Pin Descriptions****A<sub>0</sub>-A<sub>16</sub> Address Inputs**

These 17 address inputs select one of the 128K x 8 bit segments in the RAM.

**CE<sub>1</sub>, CE<sub>2</sub> Chip Enable Inputs**

CE<sub>1</sub> is active LOW and CE<sub>2</sub> is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The I/O pins will be in the high-impedance state when deselected.

**OE Output Enable Input**


The Output Enable input is active LOW. When OE is LOW with CE LOW and WE HIGH, data of the selected memory location will be available on the I/O pins. When OE is HIGH, the I/O pins will be in the high impedance state.

**WE Write Enable Input**


An active LOW input, WE input controls read and write operations. When CE and WE inputs are both LOW, the data present on the I/O pins will be written into the selected memory location.

**I/O<sub>0</sub>-I/O<sub>7</sub> Data Input and Data Output Ports**


These 8 bidirectional ports are used to read data from and write data into the RAM.

**V<sub>CC</sub> Power Supply****GND Ground****Pin Configurations (Top View)****32-Pin SOJ/SOP**

2181024 02

**32-Pin TSOP (Standard)**

2181024 03

**Part Number Information****Absolute Maximum Ratings<sup>(1)</sup>**

Symbol	Parameter	Commercial	Industrial	Units
V <sub>CC</sub>	Supply Voltage	-0.5 to +4	-0.5 to +4	V
V <sub>N</sub>	Input Voltage	-0.5 to +4	-0.5 to +4	V
V <sub>DQ</sub>	Input/Output Voltage Applied	V <sub>CC</sub> + 0.5	V <sub>CC</sub> + 0.5	V
T <sub>BIAS</sub>	Temperature Under Bias	-10 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C

**NOTE:**

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Capacitance\***

T<sub>A</sub> = 25°C, f = 1.0MHz

Symbol	Parameter	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>I/O</sub> = 0V	8	pF

**NOTE:**

- This parameter is guaranteed and not tested.

**Truth Table**

Mode	$\overline{CE}_1$	$\overline{CE}_2$	$\overline{OE}$	$\overline{WE}$	I/O Operation
Standby	H	X	X	X	High Z
Standby	X	L	X	X	High Z
Output Disable	L	H	H	H	High Z
Read	L	H	L	H	D <sub>OUT</sub>
Write	L	H	X	L	D <sub>IN</sub>

**NOTE:**

X = Don't Care, L = LOW, H = HIGH

**DC Electrical Characteristics** (over all temperature ranges,  $V_{CC} = 3V \pm 10\%$ )

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$V_{IL}$	Input LOW Voltage <sup>(1,2)</sup>		-0.5	—	0.8	V
$V_{IH}$	Input HIGH Voltage <sup>(1)</sup>		2.2	—	$V_{CC}+0.5$	V
$I_{IL}$	Input Leakage Current	$V_{CC} = \text{Max}$ , $V_{IN} = 0V$ to $V_{CC}$	—	—	1	$\mu A$
$I_{OL}$	Output Leakage Current	$V_{CC} = \text{Max}$ , $\overline{CE}_1 = V_{IH}$ , $V_{OUT} = 0V$ to $V_{CC}$	—	—	1	$\mu A$
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min}$ , $I_{OL} = 2mA$	—	—	0.4	V
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min}$ , $I_{OH} = -2mA$	2.4	—	—	V


Symbol	Parameter	Min.	Max.	Units
$I_{CC}$	Operating Power Supply Current, $\overline{CE}_1 = V_{IL}$ , $CE_2 = V_{IH}$ , Output Open, $V_{CC} = \text{Max.}$ , $f = 0$	—	3	mA
$I_{CC1}$	Average Operating Current, $\overline{CE}_1 = V_{IL}$ , $CE_2 = V_{IH}$ , Output Open	15	30	
$I_{CC2}$	Average Operating Current, $\overline{CE}_1 = V_{IL}$ , $CE_2 = V_{CC} - 0.2$ , Output Open, $V_{CC} = \text{Max.}$ , $f = f_{MAX}^{(3)}$	—	5	mA
$I_{SB}$	TTL Standby Current $\overline{CE}_1 \geq V_{IH}$ , $CE_2 \leq V_{IL}$ , $V_{CC} = \text{Max.}$	—	0.6	mA
$I_{SB1}$	CMOS Standby Current, $\overline{CE}_1 \geq V_{CC} - 0.2V$ , $CE_2 \leq 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ , $V_{CC} = \text{Max.}$	—	5	$\mu A$
		L	—	
			1	

**NOTES:**

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2.  $V_{IL}$  (Min.) = -3.0V for pulse width  $< t_{RC}/2$ .
3.  $f_{MAX} = 1/t_{RC}$ .

**AC Test Conditions**

Input Pulse Levels	0.6 to 2.2V
Input Rise and Fall Times	5 ns
Timing Reference Levels	1.4V
Output Load	see below

**AC Test Loads and Waveforms**

$C_L = 30pF + 1\text{TTL Load (70, 85ns)}$   
 $C_L = 100pF + 1\text{TTL Load (100ns)}$

\* Includes scope and jig capacitance


2181024 06

**Data Retention Characteristics**

Symbol	Parameter		Min.	Max.	Units	
$V_{DR}$	$V_{CC}$ for Data Retention	$\overline{CE}_1 \geq V_{CC} - 0.2V, CE_2 \leq 0.2V,$ $V_{IN} \geq V_{CC} - 0.2V, \text{ or } V_{IN} \leq 0.2V$	2.0	—	V	
$I_{CCDR}$	Data Retention Current $\overline{CE}_1 \geq V_{DR} - 0.2V, CE_2 \leq 0.2V,$ $V_{IN} \geq V_{CC} - 0.2V, \text{ or } V_{IN} \leq 0.2V$	L	—	5	$\mu A$	
			—	1		
$t_{CDR}$	Chip Deselect to Data Retention Time		0	—	ns	
$t_R$	Operation Recovery Time (see Retention Waveform)		$t_{RC}^{(1)}$	—	ns	

**NOTES:**

1.  $t_{RC}$  = Read Cycle Time

**Low  $V_{CC}$  Data Retention Waveform (1) ( $\overline{CE}_1$  Controlled)**

2181024 07

**AC Electrical Characteristics**




(over all temperature ranges)



**Read Cycle**


Parameter Name	Parameter	-55		-70		-85		-100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$t_{RC}$	Read Cycle Time	55	—	70	—	85	—	100	—	ns
$t_{AA}$	Address Access Time	—	55	—	70	—	85	—	100	ns
$t_{ACS1}$	Chip Enable Access Time	—	55	—	70	—	85	—	100	ns
$t_{ACS2}$	Chip Enable Access Time	—	55	—	70	—	85	—	100	ns
$t_{OE}$	Output Enable to Output Valid	—	35	—	40	—	40	—	50	ns
$t_{CLZ1}$	Chip Enable to Output in Low Z	10	—	10	—	10	—	10	—	ns
$t_{CLZ2}$	Chip Enable to Output in Low Z	10	—	10	—	10	—	10	—	ns
$t_{OLZ}$	Output Enable to Output in Low Z	5	—	5	—	5	—	5	—	ns
$t_{CHZ}$	Chip Disable to Output in High Z	—	25	—	30	—	35	—	40	ns
$t_{OHZ}$	Output Disable to Output in High Z	—	25	—	25	—	30	—	35	ns
$t_{OH}$	Output Hold from Address Change	10	—	10	—	10	—	10	—	ns
$t_{PU}$	Power Up Time	0	—	0	—	0	—	0	—	ns
$t_{PD}$	Power Down Time	—	55	—	70	—	85	—	100	ns

**Write Cycle**

Parameter Name	Parameter	-55		-70		-85		-100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$t_{WC}$	Write Cycle Time	55	—	70	—	85	—	100	—	ns
$t_{CW1}$	Chip Enable to End of Write	45	—	60	—	70	—	80	—	ns
$t_{CW2}$	Chip Enable to End of Write	45	—	60	—	70	—	80	—	ns
$t_{AS}$	Address Setup Time	0	—	0	—	0	—	0	—	ns
$t_{AW}$	Address Valid to End of Write	45	—	60	—	70	—	80	—	ns
$t_{WP}$	Write Pulse Width	45	—	50	—	60	—	70	—	ns
$t_{WR}$	Write Recovery Time	5	—	5	—	5	—	5	—	ns
$t_{WHZ}$	Write to Output High-Z	—	25	—	30	—	35	—	40	ns
$t_{DW}$	Data Setup to End of Write	25	—	30	—	35	—	40	—	ns
$t_{DH}$	Data Hold from End of Write	0	—	0	—	0	—	0	—	ns
$t_{OW}$	Output Active from End of Write	5	—	5	—	5	—	5	—	ns

**Switching Waveforms (Read Cycle)****Read Cycle 1<sup>(1, 4, 5, 7)</sup>****Read Cycle 2<sup>(1, 4, 6, 7)</sup>****Read Cycle 3<sup>(1, 4, 6, 7)</sup>**


**Switching Waveforms (Write Cycle)****Write Cycle 1 ( $\overline{WE}$  Controlled)<sup>(8, 9)</sup>****Write Cycle 2 ( $\overline{CE1}$  Controlled)<sup>(8, 9)</sup>**

**Write Cycle 3 (CE2 Controlled)<sup>(8, 9)</sup>**

2181024 14

**NOTES:**

1. The internal write time of the memory is defined by the overlap of  $\overline{CE}_1$  and  $CE_2$  active and  $\overline{WE}$  low. All signals must be active to initiate and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
2.  $t_{WR}$  is measured from the earlier of  $\overline{CE}_1$  or  $\overline{WE}$  going high, or  $CE_2$  going LOW at the end of the write cycle.
3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
4.  $\overline{OE} = V_{IL}$  or  $V_{IH}$ . However it is recommended to keep  $\overline{OE}$  at  $V_{IH}$  during write cycle to avoid bus contention.
5. If  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
6.  $t_{CW}$  is measured from  $\overline{CE}_1$  going low or  $CE_2$  going HIGH to the end of write.

**Package Diagrams****32-Pin 440 mil SOP (525 mil pin-to-pin)****32-Pin TSOP (Standard)**