

DM74ALS651/74ALS651-1 Octal TRI-STATE® Bus Transceiver and Register

General Description

This device incorporates an octal transceiver and an octal D-type register configured to enable transmission of data from bus to bus or internal register to bus

This bus transceiver features totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high level logic drive provide this device with the capability of being connected directly to and driving the bus lines in a bus organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 'ALS651-1 version features the same performance as the standard version with the addition of increased current drive capability to meet the current requirements of various bus architectures. For all ALS-1 products, the recommended maximum I_{OI} is increased to 48 mA.


The registers in the 'ALS651 are edge-triggered D-type flipflops. On the positive transition of the clock (CAB or CBA), the input data is stored into the appropriate register. The CAB input controls the transfer of data into the A register and the CBA input controls the B register. The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A low input level selects real-time data and a high level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between stored and real-time data

The enable (GAB and GBA) control pins provide four modes of operation: real-time data transfer from bus A to B, real-time data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internal stored data transfer to bus A and/or B.

Features

- Maximum I_{OL} increased to 48 mA for 'ALS651-1 product
- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Independent registers and enables for A and B buses
- Multiplexed real-time and stored data

Connection Diagram



TL/F/10233-1

Order Number DM74ALS651NT, 74ALS651-1NT, DM74ALS651WM or 74ALS651-1WM See NS Package Number M24B or N24C

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Absolute Maximum Ratings

Supply Voltage 7V
Input Voltage
Control Inputs 7V
I/O Ports 5.5V

Operating Free-Air Temperature Range DM74ALS

DM74ALS 0°C to +70°C
Storage Temperature Range -65°C to +150°C

Typical θ_{JA}

M Package 44.5°C/W
M Package 80.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM74/	1.0-24-			
	rai ailietei		Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	٧		
V _{IH}	High Level Input Voltage	2			V		
V _{IL}	Low Level Input Voltage			0.8	V		
ЮН	High Level Output Current			-15	mA		
l _{OL}	Low Level Output Current	ALS651			24	mA	
		ALS651-1			48	mA	
f _{CLK}	Clock Frequency		0		40	MHz	
tw	Pulse Duration, Clocks Low or	12.5			ns		
tsu	Data Setup Time, A before CA B before CBA	10↑		-	ns		
tн	Data Hold Time, A after CAB of B after CBA	01			ns		
TA	Free Air Operating Temperatu	0		70	°C		

with reference to the low to high transition of the respective clock.

Electrical Characteristics over recommended free air temperature range

Symbol	Parameter	Test Conditions		Min	Тур	Max −1.2	Units	
V _{IK}	Input Clamp Voltage	$V_{CC} = Min, I_I = -18$						
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V \text{ to } 5.5V$	V _{CC} - 2					
		V _{CC} = Min	$I_{OH} = -3 \text{ mA}$	2.4	3.2		v	
			I _{OH} = Max	2			1	
V _{OL}	Low Level Output Voltage	V _{CC} = Min	I _{OL} = 12 mA		0.25	0.4		
			I _{OL} = 24 mA		0.35	0.5] v	
			For 74ALS651-1 I _{OL} = 48 mA		0.35	0.5		
l _l	Input Current at Max Input Voltage	V _{CC} = Max	I/O Ports, V _I = 5.5V			100		
			Control Inputs, V _I = 7V			100	μΑ	
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V, (Note 1)$				20	μА	
I _{IŁ}	Low Level Input Current	V _{CC} = Max,	Control Inputs			-200	μА	
		V _I = 0.4V (Note 1)	I/O Ports			-200		
lo	Output Drive Current	V _{CC} = Max, V _O = 2.25V		-30		-112	mA	
lcc	Supply Current	V _{CC} = Max	Outputs High		42	68	mA	
			Outputs Low		52	82		
			Outputs Disabled		52	82]	

Switching Characteristics over recommended operating free air temperature range

Symbol	Parameter	Conditions	From (Input)	DM74ALS651/ 74ALS651-1		Units
			To (Output)	Min	Max	1
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5 \text{V to } 5.5 \text{V},$ CBA or CAB $C_L = 50 \text{ pF},$ to A or B		10	32	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R_1 = R_2 = 500\Omega$, $T_A = Min to Max$ (Note 1)	= Min to Max to A or B		17	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	elay Time A or B to		4	18	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		A or B to B or A	2	10	ns
t _{PLH}	Propagation Delay Time Low to High Level Output (with A or B Low) (Note 2)		SBA or SAB to A or B	8	33	ns
t _{PHL}	Propagation Delay Time High to Low Level Output (with A or B Low) (Note 2)		SBA or SAB to A or B	7	21	ns
t _{PLH}	Propagation Delay Time Low to High Level Output (with A or B High) (Note 2)		SBA or SAB to A or B	8	25	ns
^t PHL	Propagation Delay Time High to Low Level Output (with A or B High) (Note 2)		SBA or SAB to A or B	7	21	ns
^t PZH	Output Enable Time to High Level Output		GBA to A	5	20	ns
t _{PZL}	Output Enable Time to Low Level Output		GBA to A	5	18	ns
t _{PHZ}	Output Disable Time from High Level Output		GBA to A	2	9	ns
t _{PLZ}	Output Disable Time from Low Level Output		GBA to	3	12	ns
^t PZH	Output Enable Time to High Level Output		GAB to B	5	20	ns
^t PZL	Output Enable Time to Low Level Output		GAB to B	7	21	ns
t _{PHZ}	Output Disable Time from High Level Output		GAB to B	2	12	ns
t _{PLZ}	Output Disable Time from Low Level Output		GAB to B	2	14	ns

Note 1: See Section 1 for test waveforms and output load.

Note 2: These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

Function Table

			Inputs Data I/O (Note 3)			Operation or Function		
GAB	GBA	CAB	СВА	SAB	SBA	A1 thru A8	B1 thru B8	Operation of Function
X	Н	1	H/L	Х	X	Input	Not Specified	Store A, Hold B
L	Х	H/L	↑	Х	х	Not Specified	Input	Store B, Hold A
L	Н	1	1	Х	Х	Input	Input	Store A and B Data
L	Н	H/L	H/L	Х	х	Input	Input	Isolation, Hold Storage
L	L	Х	Х	X	L	Output	Input	Real-Time B Data to A Bus
L	L	Х	H/L	Х	Н	Output	Input	Stored B Data to A Bus
Н	н	Х	Х	L	Х -	Input	Output	Real-Time A Data to B Bus
Н	Н	H/L	Х	Н	х	Input	Output	Stored A Data to B Bus
Н	Н	1	1	X (Note 4)	х	Input	Output	Store A in both Registers
L	L	1	1	Х	X (Note 4)	Output	Input	Store B in both Registers
Н	L	H/L	H/L	Н	н	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus


Note 3: The data output functions may be enabled or disabled by various signals at the \overline{G} and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

Note 4: Select control = L; clocks can occur simultaneously

Select control = H; clocks must be staggered in order to load both registers.


H = High Logic Level, L = Low Logic Level, X = Don't Care (Either Low or High Logic Levels, including transitions), H/L = Either Low or High Logic Level excluding transitions, ↑ = Positive-going edge of pulse.


Logic Diagram



TL/F/10233-2

Physical Dimensions inches (millimeters)






S.O. Package (M)
Order Number DM74ALS651WM or 74ALS651-1WM
NS Package Number M24B



Lit. # 102575



Molded Dual-In-Line Package (NT)
Order Number DM74ALS651NT or 74ALS651-1NT
NS Package Number N24C

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

APR 0 6 1992



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959

TWX: (910) 339-9240

National Semiconductor GmbH Industriestrasse 10 D-8080 Furstenfeldbruck West Germany Tel: (0-81-41) 103-0

Telex: 527-649

Fax: (08141) 103554

National Semiconduc Japan Ltd. Sanseido Bldg. 5F 4-15 Nishi Shinjuku Shinjuku-Ku, Tokyo 160, Japan Tel: 33-299-7001 FAX: 33-299-7000 National Semiconductor Hong Kong Ltd. Suite 513, 5th Floor Chinachem Golden Plaza, 77 Mody Road, Tsimshatsus Ear Kowloon, Hong Kong Tel: 3-7231290

Telex: 52996 NSSEA HX Fax: 3-3112536 National Semicondutores Do Brasil Ltds. Av. Brig. Faria Lima, 1383 6.0 Andor-Conj. 62 01451 Sao F

Mational Semiconductor (Australia) PTY, Ltd. 1st Floor, 441 St. Kilda Ro Melbourne, 3004

Tel: (55/11 O29111