

MOTOROLA

SEMICONDUCTOR

TECHNICAL DATA

MC54/74HC175

Quad D Flip-Flop with Common Clock and Reset

High-Performance Silicon-Gate CMOS

The MC54/74HC175 is identical in pinout to the LS175. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of four D flip-flops with common Reset and Clock inputs, and separate D inputs. Reset (active-low) is asynchronous and occurs when a low level is applied to the Reset input. Information at a D input is transferred to the corresponding Q output on the next positive-going edge of the Clock input.


- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μ A
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 166 FETs or 41.5 Equivalent Gates



J SUFFIX
CERAMIC
CASE 620-09



N SUFFIX
PLASTIC
CASE 648-06




D SUFFIX
SOIC
CASE 751B-03

ORDERING INFORMATION

| | |
|------------|---------|
| MC74HCXXXN | Plastic |
| MC54HCXXXJ | Ceramic |
| MC74HCXXXD | SOIC |

$T_A = -55^\circ$ to 125°C for all packages.
Dimensions in Chapter 6.

LOGIC DIAGRAM**PIN ASSIGNMENT**

| | | | |
|-----------------|---|----|-----------------|
| Reset | 1 | 16 | VCC |
| Q0 | 2 | 15 | Q3 |
| $\overline{Q0}$ | 3 | 14 | $\overline{Q3}$ |
| D0 | 4 | 13 | D3 |
| D1 | 5 | 12 | D2 |
| $\overline{Q1}$ | 6 | 11 | $\overline{Q2}$ |
| Q1 | 7 | 10 | Q2 |
| GND | 8 | 9 | Clock |

5

FUNCTION TABLE

| Inputs | | | Outputs | |
|--------|-------|---|-----------|----------------|
| Reset | Clock | D | Q | \overline{Q} |
| L | X | X | L | H |
| H | / | H | H | L |
| H | / | L | L | H |
| H | L | X | no change | |

MC54/74HC175

MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
|-----------|---|------------------------|------|
| V_{CC} | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| V_{in} | DC Input Voltage (Referenced to GND) | -1.5 to $V_{CC} + 1.5$ | V |
| V_{out} | DC Output Voltage (Referenced to GND) | -0.5 to $V_{CC} + 0.5$ | V |
| I_{in} | DC Input Current, per Pin | ± 20 | mA |
| I_{out} | DC Output Current, per Pin | ± 25 | mA |
| I_{CC} | DC Supply Current, V_{CC} and GND Pins | ± 50 | mA |
| P_D | Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package‡ | 750 500 | mW |
| T_{stg} | Storage Temperature | -65 to +150 | °C |
| T_L | Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP) | 260 300 | °C |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit | |
|-------------------|--|--|-------------|--------------------|----|
| V_{CC} | DC Supply Voltage (Referenced to GND) | 2.0 | 6.0 | V | |
| V_{in}, V_{out} | DC Input Voltage, Output Voltage (Referenced to GND) | 0 | V_{CC} | V | |
| T_A | Operating Temperature, All Package Types | -55 | +125 | °C | |
| t_r, t_f | Input Rise and Fall Time (Figure 1) | $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$ | 0 0 0 | 1000 500 400 | ns |

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| Symbol | Parameter | Test Conditions | V_{CC} V | Guaranteed Limit | | | Unit |
|----------|--|---|-------------------|--------------------|--------------------|--------------------|------|
| | | | | 25°C to -55°C | ≤ 85°C | ≤ 125°C | |
| V_{IH} | Minimum High-Level Input Voltage | $V_{out} = 0.1 \text{ V}$ or $V_{CC} - 0.1 \text{ V}$ $ I_{out} \leq 20 \mu\text{A}$ | 2.0 4.5 6.0 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | V |
| V_{IL} | Maximum Low-Level Input Voltage | $V_{out} = 0.1 \text{ V}$ or $V_{CC} - 0.1 \text{ V}$ $ I_{out} \leq 20 \mu\text{A}$ | 2.0 4.5 6.0 | 0.3 0.9 1.2 | 0.3 0.9 1.2 | 0.3 0.9 1.2 | V |
| V_{OH} | Minimum High-Level Output Voltage | $V_{in} = V_{IH}$ or V_{IL} $ I_{out} \leq 20 \mu\text{A}$ | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | $V_{in} = V_{IH}$ or V_{IL} $ I_{out} \leq 4.0 \text{ mA}$ $ I_{out} \leq 5.2 \text{ mA}$ | 4.5 6.0 | 3.98 5.48 | 3.84 5.34 | 3.70 5.20 | |
| V_{OL} | Maximum Low-Level Output Voltage | $V_{in} = V_{IH}$ or V_{IL} $ I_{out} \leq 20 \mu\text{A}$ | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | $V_{in} = V_{IH}$ or V_{IL} $ I_{out} \leq 4.0 \text{ mA}$ $ I_{out} \leq 5.2 \text{ mA}$ | 4.5 6.0 | 0.26 0.26 | 0.33 0.33 | 0.40 0.40 | |
| I_{in} | Maximum Input Leakage Current | $V_{in} = V_{CC}$ or GND | 6.0 | ± 0.1 | ± 1.0 | ± 1.0 | μA |
| I_{CC} | Maximum Quiescent Supply Current (per Package) | $V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu\text{A}$ | 6.0 | 8 | 80 | 160 | μA |

NOTE: Information on typical parametric values can be found in Chapter 4.

MC54/74HC175

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

| Symbol | Parameter | V_{CC} V | Guaranteed Limit | | | Unit |
|--------------------|---|-------------------|--|-------------------------|--------------------------|------|
| | | | 25°C to -55°C | $\leq 85^\circ\text{C}$ | $\leq 125^\circ\text{C}$ | |
| f_{max} | Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4) | 2.0 4.5 6.0 | 6.0 30 35 | 4.8 24 28 | 4.0 20 24 | MHz |
| t_{PLH}, t_{PHL} | Maximum Propagation Delay, Clock to Q or \bar{Q} (Figures 1 and 4) | 2.0 4.5 6.0 | 150 30 26 | 190 38 33 | 225 45 38 | ns |
| t_{PHL} | Maximum Propagation Delay, Reset to Q or \bar{Q} (Figures 2 and 4) | 2.0 4.5 6.0 | 125 25 21 | 155 31 26 | 190 38 32 | ns |
| t_{TLH}, t_{THL} | Maximum Output Transition Time, Any Output (Figures 1 and 4) | 2.0 4.5 6.0 | 75 15 13 | 95 19 16 | 110 22 19 | ns |
| C_{in} | Maximum Input Capacitance | — | 10 | 10 | 10 | pF |

NOTES:

1. For propagation delays with loads other than 50 pF, see Chapter 4.
2. Information on typical parametric values can be found in Chapter 4.

| CPD | Power Dissipation Capacitance (Per Flip-Flop) Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ For load considerations, see Chapter 4. | Typical @ 25°C , $V_{CC} = 5.0 \text{ V}$ | | pF |
|-----|---|---|--|----|
| | | 35 | | |

TIMING REQUIREMENTS (Input $t_r = t_f = 6 \text{ ns}$)

| Symbol | Parameter | V_{CC} V | Guaranteed Limit | | | Unit |
|------------|--|-------------------|--|-------------------------|--------------------------|------|
| | | | 25°C to -55°C | $\leq 85^\circ\text{C}$ | $\leq 125^\circ\text{C}$ | |
| t_{su} | Minimum Setup Time, Data to Clock (Figure 3) | 2.0 4.5 6.0 | 100 20 17 | 125 25 21 | 150 30 26 | ns |
| t_h | Minimum Hold Time, Clock to Data (Figure 3) | 2.0 4.5 6.0 | 3 3 3 | 3 3 3 | 3 3 3 | ns |
| t_{rec} | Minimum Recovery Time, Reset Inactive to Clock (Figure 2) | 2.0 4.5 6.0 | 100 20 17 | 125 25 21 | 150 30 26 | ns |
| t_w | Minimum Pulse Width, Clock (Figure 1) | 2.0 4.5 6.0 | 80 16 14 | 100 20 17 | 120 24 20 | ns |
| t_w | Minimum Pulse Width, Reset (Figure 2) | 2.0 4.5 6.0 | 80 16 14 | 100 20 17 | 120 24 20 | ns |
| t_r, t_f | Maximum Input Rise and Fall Times (Figure 1) | 2.0 4.5 6.0 | 1000 500 400 | 1000 500 400 | 1000 500 400 | ns |

NOTE: Information on typical parametric values can be found in Chapter 4.

MC54/74HC175

SWITCHING WAVEFORMS




Figure 1.




Figure 2.





Figure 3.

5

TEST CIRCUIT



* Includes all probe and jig capacitance.

Figure 4.

MC54/74HC175

EXPANDED LOGIC DIAGRAM

