54ACT11643, 74ACT11643 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

TI0096-D2957, JULY 1987-REVISED MARCH 1990


- Inputs are TTL-Voltage Compatible
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


These octal bus transceivers are designed for asynchronous, two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input G can be used to disable the device so the buses are effectively isolated.

The 54ACT11643 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11643 is characterized for operation from -40°C to 85°C.

54ACT11643 ... JT PACKAGE 74ACT11643 ... DW OR NT PACKAGE (TOP VIEW)



54ACT11643 ... FK PACKAGE (TOP VIEW)



NC-No internal connection

FUNCTION TABLE

	TROL	OPERATION			
G	DIR				
L	L	B data to A bus			
L	н	A data to B bus			
Н	X	Isolation			


EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE MOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas innuments standard warranty. Production processing does not necessarily stocked testing of all parameters.


54ACT11643, 74ACT11643 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

TI0096-D2957, JULY 1987-REVISED MARCH 1990

logic symbol†



logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, VCC0.5 V to 7 V
Input voltage range, V _I (see Note 1)
Output voltage range, VO (see Note 1)
Input clamp current, $I_{ K }$ ($V_1 < 0$ or $V_1 > V_{CC}$) ± 20 m/
Output clamp current, IOK (VO < 0 or VO > VCC)
Continuous output current, IO (VO = 0 to VCC)
Continuous current through VCC or GND pins
Storage temperature range — 65°C to 150°C

^{*} Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		54	54ACT11643		74ACT11643			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage		- 2	0.8			0.8	V
VI	Input voltage	0		Vcc	0	-	VCC	٧
Vo	Output voltage	0	٠.	Vcc	0		VCC	V
ЮН	High-level output current			-24			- 24	mA
lOL	Low-level output current			24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	-55		125	-40		85	°C

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other apecifications are design goals. Texas instruments reserves the right to change or discontinue these products



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

54ACT11643, 74ACT11643 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

D2957, JULY 1987-REVISED MARCH 1990-TI0096

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				T _A = 25°C			54ACT11643		74ACT11643			
PA	RAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
		I _{OH} = - 50 μA	4.5 V	4.4			4.1		4.4			
			5.5 V	5.4			5.4		5.4			
		I _{OH} = -24 mA	4.5 V	3.94			3.7		3.8		v	
∨он			5.5 V	4.94			4.7		4.8		٧	
		I _{OH} = -50 mA [†]	5.5 V				3.85					
		I _{OH} = -75 mA [†]	5.5 V						3.85			
			4.5 V			0.1		0.1		0.1	v	
		$I_{OL} = 50 \mu\text{A}$	5.5 V			0.1		0.1		0.1		
VOL	I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44			
		5.5 V			0.36		0.5		0.44			
		I _{OL} = 50 mA [†]	5.5 V					1.65				
		I _{OL} = 75 mA [†]	5.5 V							1.65		
loz	A or B Ports‡	VO = VCC or GND	5.5 V			± 0.5		± 10		±5	μΑ	
lį.	G or DIR	V _I = V _{CC} or GND	5.5 V			± 0.1		± 1		± 1	μΑ	
lcc	•	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μΑ	
ΔICC§		One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.9		1		1	mA	
Ci	G or DIR	V _I = V _{CC} or GND	5 V		4						pF	
Cio	A or B Ports	VO = VCC or GND	5 V		12						pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics, $V_{CC} = 5 V \pm 0.5 V$ (see Figure 1)

	FROM	TO (OUTPUT)	T _A = 25°C		54ACT11643		74ACT11643		LINUT	
PARAMETER	(INPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	4 5	B or A	1.5	5.6	8.3	1.5	9.9	1.5	9.3	
tPHL	A or B		1.5	5.7	7.7	1.5	9.6	1.5	8.8	ns
^t PZH	G	A or B	1.5	8.1	11.5	1.5	13.8	1.5	12.9	
tPZL			1.5	7.7	10.1	1.5	12.4	1.5	11.4	ns
tPHZ		A or B	1.5	9.1	12	1.5	13.8	1.5	13.1	
†PLZ	G		1.5	9.3	11.6	1.5	13.5	1.5	12.7	ns


operating characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER			TEST CONDITIONS	TYP	UNIT
		Outputs enabled	Cr = 50 pF f = 1 MHz	45	ρF
Cpd	Power dissipation capacitance per transceiver	Outputs disabled	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	12	PF


[‡] For I/O ports, the parameter IO7 includes the input leakage.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.


PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	OPEN
tPLZ/tPZL	2 × VCC
tPHZ/tPZH	GND



PROPAGATION DELAY TIMES



ENABLE AND DISABLE TIMES

NOTES: A. CL includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS