
- **Members of the Texas Instruments** *Widebus*™ Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$
- Distributed V<sub>CC</sub> and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OI</sub>)
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

### description

The 'ABT16543 16-bit registered transceivers contain two sets of D-type latches for temporary storage of data flowing in either direction. The 'ABT16543 can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and  $\overline{LEAB}$  is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the CEBA, LEBA, and OEBA inputs.

SN54ABT16543 . . . WD PACKAGE SN74ABT16543...DGG OR DL PACKAGE (TOP VIEW)



To ensure the high-impedance state during power up or power down,  $\overline{\sf OE}$  should be tied to  ${\sf V}_{\sf CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16543 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16543 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.



## SN54ABT16543, SN74ABT16543 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS087C - FEBRUARY 1991 - REVISED JANUARY 1997

## FUNCTION TABLE† (each 8-bit section)


	INPL	JTS		OUTPUT
CEAB	LEAB	OEAB	Α	В
Н	Х	Х	Χ	Z
Х	Χ	Н	Χ	Z
L	Н	L	Χ	в <sub>0</sub> ‡
L	L	L	L	L
L	L	L	Н	Н

<sup>†</sup> A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.




<sup>‡</sup> Output level before the indicated steady-state input conditions were established

## logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



**To Seven Other Channels** 





### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	$-0.5~\textrm{V}$ to 5.5 $\textrm{V}$
Current into any output in the low state, IO: SN54ABT16543	96 mA
SN74ABT16543	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	−50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T <sub>stq</sub>	$\dots$ -65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 3)

			SN54AB1	16543	SN74AB1	16543	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		0	Vcc	0	VCC	V
loh	High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

## SN54ABT16543, SN74ABT16543 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS087C - FEBRUARY 1991 - REVISED JANUARY 1997

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAE	DAMETED	TEST COL	UDITIONS	Т	A = 25°C	;	SN54AB	Γ16543	SN74AB1	Γ16543	UNIT	
PAR	RAMETER	TEST CO	NULLIONS	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX		
٧ıĸ		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
V		V <sub>CC</sub> = 5 V,	$I_{OH} = -3 \text{ mA}$	3			3		3		V	
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				V	
		VCC = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2			
V/		V 45V	I <sub>OL</sub> = 48 mA			0.55		0.55			V	
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA		0.55*					0.55	V	
V <sub>hys</sub>					100						mV	
ΙĮ	Control inputs	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μΑ	
-	A or B ports	1				±100		±100		±100	-	
lozh‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50**		10		50	μΑ	
lozL <sup>‡</sup>		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V			-50**		-10		-50	μΑ	
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ	
I <sub>CEX</sub>		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ	
ΙΟ§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-200	-50	-200	-50	-200	mA	
		V <sub>CC</sub> = 5.5 V,	Outputs high			2		2		2		
ICC	A or B ports	$I_{O} = 0$ ,	Outputs low			35		35		35	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			2		2		2		
ΔI <sub>CC</sub> ¶		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				0.5		0.5		0.5	mA	
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			3						pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V	O = 2.5 V or 0.5 V								pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> =	= 5 V, 25°C	SN54AB1	Г16543	SN74AB1	UNIT		
		MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>W</sub>	Pulse duration, LEAB or LEBA low		4		4		4		ns
	Cotors the adole haters IEAR as IERA	High	1.5		1.5		1.5		ns
t <sub>su</sub>	Setup time, data before LEAB↑ or LEBA↑	Low	3.5		3.5		3.5		
th	Hold time and the office I EAR'S on I EDA'S	High	1.5		1.5		1.5		ns
	Hold time, data after LEAB↑ or LEBA↑	Low	2		2		2		



<sup>\*\*</sup> These limits apply only to the SN74ABT16543.

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>‡</sup> The parameters IOZH and IOZL include the input leakage current.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

				SN5	4ABT16	543		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>(</sub>	CC = 5 V A = 25°C	<i>'</i> ,	MIN	MAX	UNIT
			MIN	TYP	MAX			
t <sub>PLH</sub>	A or B	B or A	0.8	2.5	3.3	0.8	3.9	ne
t <sub>PHL</sub>	AOIB	BULK	0.9	2.7	4.4	0.9	5.2	ns
tPLH	ĪĒ	A or B	1	3.1	4.3	1	5.3	ns
t <sub>PHL</sub>		AOID	1.2	3.3	4.8	1.2	5.7	115
<sup>t</sup> PZH	ŌĒ	A or B	0.8	3.4	4.3	0.8	5.3	ns
tPZL	OE	AOID	1.1	3.8	7	1.1	7.9	115
t <sub>PHZ</sub>	ŌĒ	A or B	1.9	4	6.3	1.9	7.2	ns
t <sub>PLZ</sub>	OE	AOID	1.6	3.3	4.6	1.6	5	ris
<sup>t</sup> PZH	CE	A or B	0.9	3.8	4.9	0.9	6.3	no
tPZL	CE	AUID	1.2	4.2	6.8	1.2	7.9	ns
<sup>t</sup> PHZ	CE	A or B	2	4.5	6.4	2	7.3	nc
t <sub>PLZ</sub>	CL	AUID	1.7	3.9	5.1	1.7	5.6	ns

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

				SN7	4ABT16	543		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>C</sub>	C = 5 V \ = 25°C	/, }	MIN	MAX	UNIT
			MIN	TYP	MAX			
t <sub>PLH</sub>	A or B	B or A	1	2.5	3.3	1	3.8	ns
<sup>t</sup> PHL	A OI B	BULK	1	2.7	4.4	1	5.1	113
<sup>t</sup> PLH	Ē	A or B	1	3.1	4.3	1	5.2	ns
t <sub>PHL</sub>		AOID	1.2	3.3	4.8	1.2	5.6	115
<sup>t</sup> PZH	-	A or B	1	3.4	4.3	1	5.2	ns
t <sub>PZL</sub>	ŌĒ	AUID	1.1	3.8	5.9	1.1	7	115
t <sub>PHZ</sub>	ŌĒ	A or B	1.9	4	5	1.9	5.7	
t <sub>PLZ</sub>	OE OE	AUID	1.6	3.3	4.2	1.6	4.6	ns
<sup>t</sup> PZH	<del></del>	A or B	1	3.8	4.9	1	6.2	
t <sub>PZL</sub>	CE	AUID	1.2	4.2	6.5	1.2	7.8	ns
<sup>t</sup> PHZ	CE	A or B	2	4.5	5.6	2	6.6	ne
t <sub>PLZ</sub>	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	AUID	1.7	3.9	5.1	1.7	5.4	ns

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{Q}$  = 50  $\Omega$ ,  $t_{f}$   $\leq$  2.5 ns,  $t_{f}$   $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Product Folder: SN54ABT16543, 16-Bit Registered Transceivers With 3-State Outputs

Contact Us	Buy ⊿	About TI 🗸	TI Worldwide	my.TI			Search	: Advanced Search
			Products 4	Α	pplications	Support 4	Keyword	
							Part Number	

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG |
APPLICATION NOTES | USER GUIDES | BLOCK DIAGRAMS | MORE LITERATURE

PRODUCT SUPPORT: TRAINING

#### SN54ABT16543, 16-Bit Registered Transceivers With 3-State Outputs

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54ABT16543	SN74ABT16543
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.5 to 5.5
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-32/64
No. of Outputs	16	16
Logic	True	True
Static Current		18.5
th (ns)		2
tpd max (ns)		5.1
tsu (ns)		3.5

FEATURES Back to Top

• Members of the Texas Instruments Widebus<sup>TM</sup> Family

- State-of-the-Art EPIC-IIB<sup>TM</sup> BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25$ °C
- $\bullet\,$  Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OI</sub>)
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

**DESCRIPTION** ▲Back to Top

The 'ABT16543 16-bit registered transceivers contain two sets of D-type latches for temporary storage of data flowing in either direction. The 'ABT16543 can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable ( $\overline{\text{LEAB}}$  or  $\overline{\text{LEBA}}$ ) and output-enable ( $\overline{\text{OEAB}}$  or  $\overline{\text{OEBA}}$ ) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the CEBA, LEBA, and OEBA inputs.

Product Folder: SN54ABT16543, 16-Bit Registered Transceivers With 3-State Outputs

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16543 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16543 is characterized for operation from -40°C to 85°C.

TECHNICAL DOCUMENTS

▲Back to Top

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

▲Back to Top

Full datasheet in Acrobat PDF: sn54abt16543.pdf (138 KB,Rev.C) (Updated: 01/01/1997)

APPLICATION NOTES

▲Back to Top

View Application Notes for Digital Logic

- Advanced BiCMOS Technology (ABT) Logic Characterization Information (Rev. B) (SCBA008B Updated: 06/01/1997)
- Advanced BiCMOS Technology (ABT) Logic Enables Optimal System Design (Rev. A) (SCBA001A Updated: 03/01/1997)
- Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) (SCBA012A Updated: 08/01/1997)
- Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices (Rev. A) (SCBA006A Updated: 12/01/1996)
- Implications of Slow or Floating CMOS Inputs (Rev. C) (SCBA004C Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices (SZZA033 Updated: 05/10/2002)
- Quad Flatpack No-Lead Logic Packages (Rev. C) (SCBA017C Updated: 11/22/2002)
- TI IBIS File Creation, Validation, and Distribution Processes (SZZA034 Updated: 08/29/2002)
- Understanding Advanced Bus-Interface Products Design Guide (SCAA029, 253 KB Updated: 05/01/1996)
- Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh (Rev. A) (SZZA036A Updated: 02/27/2003)

### MORE LITERATURE

▲Back to Top

- Enhanced Plastic Portfolio Brochure (SGZB004, 387 KB Updated: 08/19/2002)
- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- Military Brief (SGYN138, 803 KB Updated: 10/10/2000)
- Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet (Rev. A) (SDYZ001A, 138 KB Updated: 07/01/1996)
- Palladium Lead Finish User's Manual (SDYV001, 2041 KB Updated: 11/01/1996)
- QML Class V Space Products Military Brief (Rev. A) (SGZN001A, 257 KB Updated: 10/07/2002)

#### USER GUIDES

▲Back to Top

• LOGIC Pocket Data Book (SCYD013, 4837 KB - Updated: 12/05/2002)

#### BLOCK DIAGRAMS

▲Back to Top

- Electro-Optics
- Radar
- · Target Detection Recognition

Product Folder: SN54ABT16543, 16-Bit Registered Transceivers With 3-State Outputs

	PRICING/AVAII	LABILITY/P	PKG				4	Back to Top						
<b>DEVICE INFORMATION</b> Updated Daily								TI INVENTORY STATUS As Of 09:00 AM GMT, 17 Apr 2003			REPORTED DISTRIBUTOR INVENTORY As Of 09:00 AM GMT, 17 Apr 2003			
	ORDERABLE DEVICE  STATUS  PACKAGE TYPE   PINS		TEMP (°C)	O NUMBER CONTENT PR		BUDGETARY PRICING QTY   \$US	STD PACK QTY	IN STOCK	IN STOCK IN PROGRESS QTY   DATE		DISTRIBUTOR COMPANY   REGION	IN STOCK	PURCHASE	
	5962-9324101MXA	ACTIVE	<u>CFP</u> (WD)   56	-55 TO 125		View Contents	1KU   24.14	1	<u>17</u> *	>10k   20 May	8 WKS	None Reported <u>View Distributors</u>		
	SNJ54ABT16543WD	ACTIVE	<u>CFP</u> ( <u>WD)</u>   56	-55 TO 125	5962- 9324101MXA	View Contents	1KU   24.14	1	<u>104</u> *	>10k   20 May	8 WKS	None Reported View Distributors		

Table Data Updated on: 4/17/2003

Products | Applications | Support | my.TI

TEXAS INSTRUMENTS © Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved. Trademarks | Privacy Policy | Terms of Use