DW OR N PACKAGE

SDAS300 - MARCH 1995

- Bidirectional Bus Transceivers in High-Density 20-Pin Packages
- Choice of True or Inverting Logic
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (N) 300-mil DIPs

DEVICE	LOGIC
SN74ALS641A, SN74AS641	True
SN74ALS642A	Inverting

#### (TOP VIEW) 20 V<sub>C</sub>C DIR [ A1 **∏**2 19 TOE A2 **∏** 3 18**∏** B1 A3 **∏** 4 17**∏** B2 A4 **Π**5 16**П** ВЗ A5 **∏** 6 15**∏** B4 14 B5 **A6 ∏** 7 A7 **∏** 8 13**∏** B6 A8 🛮 9 12 B7 GND [] 10 В8

#### description

These octal bus transceivers are designed for asynchronous two-way communication between

data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending upon the level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input disables the device so that the buses are effectively isolated.


The -1 versions of the SN74ALS641A and SN74ALS642A are identical to the standard versions, except that the recommended maximum I<sub>OL</sub> is increased to 48 mA in the -1 versions.


The SN74ALS641A, SN74ALS642A, and SN74AS641 are characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLE**

INP	UTS	OPERATION			
ŌĒ	DIR	SN74ALS641A SN74AS641	SN74ALS642A		
L	L	B data to A bus	B data to A bus		
L	Н	A data to B bus	A data to B bus		
Н	Χ	Isolation	Isolation		

### logic symbols†






<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


TEXAS INSTRUMENTS

SDAS300 - MARCH 1995

## logic diagrams (positive logic)

#### SN74ALS641A, SN74AS641





To Seven Other Transceivers

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, V <sub>I</sub> : All inputs and I/O ports	7 V
Operating free-air temperature range, T <sub>A</sub> : SN74ALS641A, SN74ALS642A	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SN74ALS641A SN74ALS642A			UNIT
		MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2			V
$V_{IL}$	Low-level input voltage			0.8	V
VOH	High-level output voltage			5.5	V
lai	Lavy lavyal a phant a presant			24	mA
lor	Low-level output current	accurrent		48‡	IIIA
TA	Operating free-air temperature	0		70	ů

 $<sup>\</sup>ddagger$  Applies only to the -1 version and only if V<sub>CC</sub> is between 4.75 V and 5.25 V



SDAS300 - MARCH 1995

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	TEST CONDITIONS		SN74ALS641A SN74ALS642A		
				MIN	TYPT	MAX	
VIK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = −18 mA			-1.5	٧
IOH		$V_{CC} = 4.5 \text{ V},$	V <sub>OH</sub> = 5.5 V			0.1	mA
			I <sub>OL</sub> = 12 mA		0.25	0.4	
VOL		$V_{CC} = 4.5 V$	I <sub>OL</sub> = 24 mA		0.35	0.5	V
			$I_{OL} = 48 \text{ mA}^{\ddagger}$		0.35	0.5	
Ιį	Control inputs	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1	mA
1	Control inputs	V 55V	V. 37V.			20	^
ΊΗ	A or B ports§	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 27.7′ v			20	μΑ
Lu	Control inputs	V 55V	V. 04W.			-0.1	mA
ΙΙL	A or B ports§	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = ٛ۬ٛ؆!¥ v			-0.1	IIIA
	SN74ALS641A	V 55V	Outputs high		25	37	
ICC	3N/4AL3041A	V <sub>CC</sub> = 5.5 V	Outputs low		33	47	mA
	CNIZAAL CCAOA	V00 - 5.5.V	Outputs high		8	15	IIIA
	SN74ALS642A	V <sub>CC</sub> = 5.5 V	Outputs low		18	28	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

## switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>l</sub>	_ = 50 pF _ = 680 £		,	UNIT
		·	SN74ALS641A		SN74ALS642A		
		MIN	MAX	MIN	MAX		
<sup>t</sup> PLH	A or B	D 4	5	25	10	30	ns
<sup>†</sup> PHL		B or A	3	18	5	22	115
<sup>t</sup> PLH	<del></del>	4 5	8	30	10	30	
<sup>†</sup> PHL	ŌĒ	A or B	8	30	15	38	ns
<sup>t</sup> PLH	DIR	A or B	8	32	10	30	no
<sup>t</sup> PHL		AUIB	8	32	15	38	ns

 $<sup>\</sup>P$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $<sup>\</sup>ddagger$  Applies only to the -1 version and only if VCC is between 4.75 V and 5.25 V

 $<sup>\</sup>mbox{\$ For I/O ports},$  the parameters  $\mbox{I}_{\mbox{\scriptsize IH}}$  and  $\mbox{I}_{\mbox{\scriptsize IL}}$  include the off-state output current.

# SN74ALS641A, SN74ALS642A, SN74AS641 OCTAL BUS TRANSCEIVERS WITH OPEN-COLLECTOR OUTPUTS

SDAS300 - MARCH 1995

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, V <sub>I</sub> : All inputs and I/O ports	7 V
Operating free-air temperature range, TA: SN74AS641	0°C to 70°C
Storage temperature range	65°C to 150°C

#### recommended operating conditions

		SN74AS641			UNIT
		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
$V_{IH}$	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			8.0	V
VOH	High-level output voltage			5.5	٧
loL	Low-level output current			64	mA
TA	Operating free-air temperature	0		70	ô

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEGT CONDITIONS		SI	SN74AS641		
		TEST CC	TEST CONDITIONS		TYP‡	MAX	UNIT
٧ <sub>IK</sub>		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = –18 mA			-1.2	٧
IOH		V <sub>CC</sub> = 4.5 V,	V <sub>OH</sub> = 5.5 V			0.1	mΑ
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 64 mA		0.35	0.55	V
1.	Control inputs	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 7 V			0.1	mA
Ч	A or B ports		V <sub>I</sub> = 5.5 V			0.1	] "A
Lead	Control inputs	.,,	V 07V ·			20	
lН	A or B ports§	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> =27.7′ v			70 µ	μA
1	Control inputs	V FEV	V. ANV.			-0.5	Л
ΙΙL	A or B ports§	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = ؙٛ۬ٛٛ۬ ' ڬ ٰ ۷			-0.75	mA
laa		V 55V	Outputs high		50	82	m A
ICC		$V_{CC} = 5.5 \text{ V}$	Outputs low		84	136	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


<sup>§</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

## switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$\begin{tabular}{lll} $V_{CC}=4.5$ V to 5.5$ V, \\ $C_L=50$ pF, \\ $R_L=680$ $\Omega,$ \\ $T_A=MIN$ to MAX† \\ \hline $SN74AS641$ \\ \hline $MIN$ MAX \\ \end{tabular}$		UNIT
tPLH	A D	5 4	5	21	
<sup>†</sup> PHL	A or B	B or A	1	7.5	ns
t <sub>PLH</sub>	<del></del>	• 6	5	21	
<sup>†</sup> PHL	ŌĒ	A or B	1	9	ns
t <sub>PLH</sub>	DIR	A or B	5	22	ne
<sup>t</sup> PHL	חום	A OI B	1	10	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
  - D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.
  - The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright @ 1996, Texas Instruments Incorporated