IH5341 High Reliability Dual SPST CMOS RF/Video Switch

GENERAL DESCRIPTION

The IH5341 is a dual SPST, CMOS monolithic switch which uses a "Series/Shunt" ("T" switch) configuration to obtain high "OFF" isolation while maintaining good frequency response in the "ON" condition.

Construction of remote and portable video equipment with extended battery life is facilitated by the extremely low current requirements. Switching speeds are typically $t_{on} = 150 \, \text{ns}$ and $t_{off} = 80 \, \text{ns}$, and "Break-Before-Make" switching is guaranteed.


Switch "ON" resistance is typically $40\Omega-50\Omega$ with $\pm\,15V$ power supplies, increasing to typically 175Ω for $\pm\,5V$ supplies. The devices are available in TO-100 packages.

ORDERING INFORMATION

| Part Number | Temperature Range | Package |
|-------------|----------------------|---------------|
| IH5341MTW | -55°C to +125°C | 10-pin TO-100 |

FEATURES

- R_{DS(on)}<75Ω
- Switch Attenuation Varies Less Than 3dB From DC to 100MHz
- "OFF" Isolation > 70dB Typical @ 10MHz
- Cross Coupling Isolation > 60dB @ 10MHz
- Compatible With TTL, CMOS Logic
- Wide Operating Power Supply Range
- Power Supply Current≤1μA
- "Break-Before-Make" Switching
- Fast Switching (80ns/150ns Typ)




ABSOLUTE MAXIMUM RATINGS

| V+ to Ground + | 18V |
|--------------------------------|-----|
| V ⁻ to Ground – | 18V |
| V _L to Ground V+ to | V- |
| Logic Control Voltage V+ to | |
| Analog Input Voltage V+ to | ٧- |
| Current (any Terminal) | mA |
| Operating Temperature: | |
| (M Version)55°C to +12 | 5°C |

| Storage Temperature65°C to +15 | 50°C |
|---------------------------------------|------|
| Lead Temperature (Soldering, 10sec)30 |)0°C |
| Power Dissipation | mW |
| Derate above 25°C @ | I/°C |

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



DC ELECTRICAL CHARACTERISTICS

 $V^+ = +15V$, $V_L = +5V$, $V^- = -15V$, $T_A = 25^{\circ}C$ unless otherwise specified.

| Symbol | Parameter | Test Conditions | Тур | M Grade Device | | | Units |
|--|--|--|----------------------------|----------------|--------------|-----------|-------|
| | | | | −55°C | + 25°C | + 125°C | Oille |
| V+ V _L V- | Supply Voltage Ranges Positive Supply Logic Supply Negative Supply | (Note 3) | 4.5>16 4.5>V+ -4>-16 | | | | ٧ |
| | Switch "ON" | V _D = ±5V | | 75 | 75 | 100 | |
| R _{DS(on)} | Resistance (Note 4) | $I_S = 10 \text{mA}, V_{IN} \ge 2.4 \text{V}$ $V_D = \pm 10 \text{V}$ | | 125 | 125 | 175 | |
| R _{DS(on)} | Switch "ON" Resistance | $V^{+} = V_{L} = +5V,$ $V_{IN} = 3V$ $V^{-} = -5V, V_{D} = \pm 3V$ $I_{S} = 10mA$ | | 250 | 250 | 350 | Ω |
| ΔR _{DS(on)} | On Resistance Match Between Channels | I _S = 10mA, V _D = ±5V | 5 | | | | |
| V _{IH} V _{IL} | Logical "1" Input Voltage Logical "0" Input Voltage | | >2.4 <0.8 | | | | v |
| I _{D(off)} or I _{S(off)} | Switch "OFF" Leakage (Notes 2 and 4) | $V_{S/D} = \pm 5V$ $V_{IN} \le 0.8V$ $V_{S/D} = \pm 14V$ | | | ±0.5 ±0.5 | 50 50 | nA |
| I _{D(on)} + I _{S(on)} | Switch "ON" Leakage | $V_{S/D} = \pm 5V$ $V_{IN} \ge 2.4V$ $V_{S/D} = \pm 14V$ | | | ±1 ±1 | 50 100 | |
| IIN | Input Logic Current | V _{IN} ≥ 2.4V or < 0V | 0.1 | ±1 | ±1 | 10 | |
| <u> </u> + | Positive Supply Quiescent Current | V _{IN} =0V or +5V | 0.1 | 1 | 1 | 10 | μΑ |
| I- | Negative Supply Quiescent Current | V _{IN} = 0V or +5V | 0.1 | 1 | 1 | 10 |] ""` |
| IL. | Logic Supply Quiescent Current | V _{IN} = 0V or +5V | 0.1 | 1 | 1 | 10 | |

NOTES: 1. Typical values are not tested in production. They are given as a design aid only.

- 2. Positive and negative voltages applied to opposite sides of switch, in both directions successively.
- 3. These are the operating voltages at which the other parameters are tested, and are not directly tested.
- 4. The logic inputs are either greater than or equal to 2.4V or less than or equal to 0.8V, as required, for this test.

AC ELECTRICAL CHARACTERISTICS


 $V^{+}=+$ 15V, $V_{L}=+$ 5V, $V^{-}=$ 0V, $T_{A}=$ 25°C unless otherwise specified (Note 5).


| Symbol | Parameter | Test Conditions | Min | Тур | Max | Units | |
|------------------|----------------------------------|-----------------------|-----|-----|--------|-------|--|
| t _{on} | Switch "ON" Time | See Figure 4 | | 150 | 300 ns | | |
| t _{off} | Switch "OFF" Time | See Figure 4 | | 80 | 150 | 1.0 | |
| OIRR | "OFF" Isolation Rejection Ratio | See Figure 5 (Note 6) | | 70 | d | | |
| CCRR | Cross Coupling Rejection Ratio | See Figure 6 (Note 6) | | 60 | | | |
| f _{3dB} | Switch Attenuation 3dB Frequency | See Figure 7 (Note 6) | | 100 | | | |


NOTES: 5. All AC parameters are sample tested only.


6. Test circuit should be built on copper clad ground plane board, with correctly terminated coax leads, etc.

TEST CIRCUITS













TYPICAL PERFORMANCES CHARACTERISTICS








CCRR (Cross Coupling Rejection) Versus Frequency (See Figure 6)



Typical Switch Attenuation Versus Frequency $(R_L = 75\Omega, See Figure 7)$ 0.1 100 FREQUENCY (MHz)


SWITCH SWITCH DRAIN SOURCE C (IN) (OUT) CONTROL DRIVER TRANSLATOR 0154-14 Figure 8: Internal Switch Configuration




DETAILED DESCRIPTION

As can be seen in Figure 8, the switch circuitry is of the so-called "T" configuration, where a shunt switch is closed when the switch is open. This provides much better isolation between the input and the output than a single series switch does, especially at high frequencies. The result is excellent performance in the Video and RF region compared to conventional Analog Switches.

The input level shifting circuit is similar to that of the IH5140 Series of Analog Switches, giving very high speed and guaranteed "Break-before-Make" action, with negligible static power consumption and TTL compatibility.





APPLICATIONS


Charge Compensation Techniques

Charge injection results from the signals out of the level translation circuit being coupled through the gate-channel and gate-source/drain capacitances to the switch inputs and outputs. This feedthrough is particularly troublesome in Sample-and-Hold or Track-and-Hold applications, as it causes a Sample (Track) to Hold offset. The IH5341 devices have a typical injected charge of 30pC-50pC (corresponding to 30mV-50mV in a 1000pF capacitor), at V_{S/D} of about 0V.

This Sample (Track) to Hold offset can be compensated by bringing in a signal equal in magnitude but of the opposite polarity. The circuit of Figure 9 accomplishes this charge injection compensation by using one side of the device as a S & H (T & H) switch, and the other side as a generator of a compensating signal. The $1k\Omega$ potentiometer allows the user to adjust the net injected charge to exactly zero for any analog voltage in the -5V to +5V range.

Since individual parts are very consistent in their charge injection, it is possible to replace the potentiometer with a pair of fixed resistors, and achieve less than 5mV error for all devices without adjustment.

An alternative arrangement, using a standard TTL inverter to generate the required inversion, is shown in Figure 10. The capacitor needs to be increased, and becomes the only method of adjustment. A fixed value of 22pF is good for analog values referred to ground, while 35pF is optimum for AC coupled signals referred to -5V as shown in the figure. The choice of -5V is based on the virtual disappearance at this analog level of the transient component of switching charge injection. This combination will lead to a virtually "glitch-free" switch.



Overvoltage Spike Protection

If sustained operation with no supplies but with analog signals applied is possible, it is recommended that diodes (such as 1N914) be inserted in series with the supply lines to the IH5341. Such conditions can occur if these signals come from a separate power supply or another location, for example. The diodes will be reverse biased under this type of operation, preventing heavy currents from flowing from the analog source through the IH5341.

The same method of protection will provide over $\pm 25 \mathrm{V}$ overvoltage protection on the analog inputs when the supplies are present. The schematic for this connection is shown in Figure 11.