

# 2.5V Wide Range Frequency Clock Driver (45MHz - 233MHz)

#### **Recommended Application:**

- DDR Memory Modules / Zero Delay Board Fan Out
- Provides complete DDR registered DIMM solution with ICSSSTVF16857, ICSSSTVF16859 or ICSSSTV32852

#### **Product Description/Features:**

- Low skew, low jitter PLL clock driver
- 1 to 10 differential clock distribution (SSTL 2)
- Feedback pins for input to output synchronization
- PD# for power management
- Spread Spectrum-tolerant inputs
- Auto PD when input signal removed


#### **Specifications:**

- Meets PC3200 Class A+ specification for DDR-I 400 support
- Covers all DDRI speed grades

#### **Switching Characteristics:**

CYCLE - CYCLE jitter: <50ps</li>
 OUTPUT - OUTPUT skew: <40ps</li>

Period jitter: ±30ps



## 48-Pin TSSOP/TVSOP

6.10 mm Body, 0.50 mm Pitch = TSSOP 4.40 mm Body, 0.40 mm Pitch = TVSOP

**Block Diagram** 


# **Functionality**

INPUTS						PLL State		
AVDD	PD#	CLK_INT	CLK_INC	CLKT	CLKC	FB_OUTT	FB_OUTC	PLL State
GND	Н	L	Н	L	Н	L	Н	Bypassed/off
GND	Н	Н	L	Н	L	Н	L	Bypassed/off
2.5V (nom)	L	L	Н	z	Z	Z	Z	off
2.5V (nom)	L	Н	L	Z	Z	Z	Z	off
2.5V (nom)	Н	L	Н	L	Н	L	Н	on
2.5V (nom)	Н	Н	L	Н	L	Η	L	on
2.5V (nom)	Х	<20N	1Hz) <sup>(1)</sup>	z	Z	Z	Z	off

FB OUTT FB OUTC CLKT0 CLKC0 CLKT1 CLKC1 Control CLKT2 PD# CLKC2 Logic CLKT3 CLKC3 CLKT4 FB\_INT CLKT5 FB INC-CLKC5 PLL CLK INC CLKT6 CLK\_INT CLKT7 CLKC7 CI KT8 CLKC8 CLKT9 CLKC9




# Pin Configuration



56-Ball BGA

## **Top View**

	1	2	3	4	5	6
Α	CLKT0	CLKC0	GND	GND	CLKC5	CLKT5
В	CLKC1	CLKT1	VDD	VDD	CLKT6	CLKC6
С	GND	GND	NC	NC	GND	GND
D	CLKT2	CLKC2	NC	NC	CLKC7	CLKT7
Ε	VDD	VDD	NB	NB	VDD	PD#
F	CLK_INT	CLK_INC	NB	NB	FB_INC	FB_INT
G	VDD	AVDD	NC	NC	FB_OUTC	VDD
Н	AGND	GND	NC	NC	GND	FB_OUTT
J	CLKC3	CLKT3	VDD	VDD	CLKT8	CLKC8
Κ	CLKT4	CLKC4	GND	GND	CLKC9	CLKT9





# **Pin Descriptions**

PIN NAME	TYPE	DESCRIPTION	
VDD	PWR	Power supply, 2.5V	
GND	PWR	Ground	
AVDD	PWR	Analog power supply, 2.5V	
AGND	PWR	Analog ground	
CLKT(9:0)	OUT	"True" Clock of differential pair outputs	
CLKC(9:0)	OUT	"Complementary" clocks of differential pair outputs	
CLK_INC	IN	"Complementary" reference clock input	
CLK_INT	IN	"True" reference clock input	
FB_OUTC	ОИТ	"Complementary" Feedback output, dedicated for external feedback. It switches at the same frequency as the CLK. This output must be wired to FB_INC	
FB_OUTT	ОИТ	"True" " Feedback output, dedicated for external feedback. It switches at the same frequency as the CLK. This output must be wired to FB_INT	
FB_INT IN		"True" Feedback input, provides feedback signal to the internal PLL for synchronization with CLK_INT to eliminate phase error	
FB_INC	IN	"Complementary" Feedback input, provides signal to the internal PLL for synchronization with CLK_INC to eliminate phase error	
PD#	IN	Power Down. LVCMOS input	

This PLL Clock Buffer is designed for a V<sub>DD</sub> of 2.5V, an AV<sub>DD</sub> of 2.5V and differential data input and output levels.

The ICS95V857C is a zero delay buffer that distributes a differential clock input pair (CLK\_INC, CLK\_INT) to ten differential pair of clock outputs (CLKT[0:9], CLKC[0:9]) and one differential pair feedback clock output (FB\_OUT, FB\_OUTC). The clock outputs are controlled by the input clocks (CLK\_INC, CLK\_INT), the feedback clocks (FB\_INT, FB\_INC), the 2.5-V LVCMOS input (PD#) and the Analog Power input (AVDD). When input (PD#) is low while power is applied, the receivers are disabled, the PLL is turned off and the differential clock outputs are tri-stated. When AVDD is grounded, the PLL is turned off and bypassed for test purposes.

When the input frequency is less than the operating frequency of the PLL, appproximately 20MHz, the device will enter a low power mode. An input frequency detection circuit on the differential inputs, independent from the input buffers, will detect the low frequency condition and perform the same low power features as when the (PD#) input is low. When the input frequency increases to greater than approximately 20 MHz, the PLL will be turned back on, the inputs and outputs will be enabled and PLL will obtain phase lock between the feedback clock pair (FB\_INT, FB\_INC) and the input clock pair (CLK\_INC, CLK\_INT).

The PLL to the **ICS95V857C** clock driver uses the input clocks (CLK\_INC, CLK\_INT) and the feedback clocks (FB\_INT, FB\_INC) provide high-performance, low-skew, low-jitter, output differential clocks (CLKT[0:9], CLKC[0:9]). The **ICS95V857C** is also able to track Spread Spectrum Clock (SSC) for reduced EMI.

The **ICS95V857C** is characterized for operation from 0°C to 85°C, and will meet JEDEC Standard 82-1 and 82-1A Class A+ for registered DDR clock drivers.



# **Absolute Maximum Ratings**

Supply Voltage (VDD & AVDD).....--0.5V to 4.6V

Logic Inputs . . . . . . . . . . . . . GND -0.5 V to  $V_{DD}$  + 0.5 V

Ambient Operating Temperature . . . . . . .  $0^{\circ}$ C to  $+85^{\circ}$ C Storage Temperature . . . . . . . .  $-65^{\circ}$ C to  $+150^{\circ}$ C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## **Electrical Characteristics - Input/Supply/Common Output Parameters**

 $T_A = 0 - 85$ °C; Supply Voltage  $A_{VDD}$ ,  $V_{DD} = 2.5V \pm 0.2V$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Current	I <sub>IH</sub>	$V_I = V_{DD}$ or GND	5			μΑ
Input Low Current	I <sub>IL</sub>	$V_I = V_{DD}$ or GND			5	μA
Operating Supply	I <sub>DD2.5</sub>	C <sub>L</sub> = 0pf @ 200MHz		148	170	mA
Current	I <sub>DDPD</sub>	$C_L = 0pf$			100	μA
Output High Current	I <sub>OH</sub>	$V_{DD} = 2.3V, V_{OUT} = 1V$	-18	-32		mA
Output Low Current	$I_{OL}$	$V_{DD} = 2.3V, V_{OUT} = 1.2V$	26	35		mA
High Impedance Output Current	I <sub>OZ</sub>	V <sub>DD</sub> =2.7V, Vout=V <sub>DD</sub> or GND			±10	mA
Input Clamp Voltage	$V_{IK}$	$V_{DDQ} = 2.3V \text{ lin} = -18\text{mA}$			-1.2	V
High-level output	V	$V_{DD}$ = min to max, $I_{OH}$ = -1 mA	V <sub>DDQ</sub> - 0.1			٧
voltage	V <sub>OH</sub>	$V_{DDQ} = 2.3V$ , $I_{OH} = -12 \text{ mA}$	1.7			٧
Low lovel output voltage	V	$V_{DD}$ = min to max $I_{OL}$ =1 mA			0.1	V
Low-level output voltage	V <sub>OL</sub>	$V_{DDQ} = 2.3V$ $I_{OH} = 12 \text{ mA}$			0.6	V
Input Capacitance <sup>1</sup>	C <sub>IN</sub>	$V_I = GND \text{ or } V_{DD}$	_	3		pF
Output Capacitance <sup>1</sup>	C <sub>OUT</sub>	$V_{OUT} = GND \text{ or } V_{DD}$		3		pF

<sup>&</sup>lt;sup>1</sup>Guaranteed by design at 220MHz, not 100% tested in production.



# **Recommended Operating Condition** (see note1)

T<sub>A</sub> = 0 - 85°C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	$V_{DD}, A_{VDD}$		2.3	2.5	2.7	V
Low level input voltage	V	CLKT, CLKC, FB_INC		0.4	V <sub>DD</sub> /2 - 0.18	V
Low level illput voltage	$V_{IL}$	PD#	-0.3		0.7	V
High level input voltage	$V_{IH}$	CLKT, CLKC, FB_INC	$V_{DD}/2 + 0.18$	2.1		V
nigir level input voltage	VIH	PD#	1.7		$V_{DD} + 0.6$	V
DC input signal voltage (note 2)	$V_{IN}$		-0.3		V <sub>DD</sub> + 0.3	٧
Differential input signal	V	DC - CLKT, FB_INT	0.36		$V_{DD} + 0.6$	V
voltage (note 3)	$V_{ID}$	AC - CLKT, FB_INT	0.7		$V_{DD} + 0.6$	٧
Output differential cross- voltage (note 4)	$V_{OX}$		V <sub>DD</sub> /2 - 0.15		$V_{DD}/2 + 0.15$	V
Input differential cross- voltage (note 4)	$V_{IX}$		V <sub>DD</sub> /2 - 0.2	V <sub>DD</sub> /2	$V_{DD}/2 + 0.2$	٧
High level output current	I <sub>OH</sub>				-6.4	mA
Low level output current	I <sub>OL</sub>				5.5	mA
Operating free-air temperature	$T_A$		0		85	°C

#### Notes:

- 1. Unused inputs must be held high or low to prevent them from floating.
- 2. DC input signal voltage specifies the allowable DC execution of differential input.
- 3. Differential inputs signal voltages specifies the differential voltage [VTR-VCP] required for switching, where VT is the true input level and VCP is the complementary input level.
- 4. Differential cross-point voltage is expected to track variations of V<sub>DD</sub> and is the voltage at which the differential signal must be crossing.



## **Timing Requirements**

 $T_A = 0 - 85$ °C; Supply Voltage  $A_{VDD}$ ,  $V_{DD} = 2.5 \text{ V}$  +/- 0.2V (unless otherwise stated)

, , , ,	100, 00	`		,	
PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
Max clock frequency	freq <sub>op</sub>	2.5V±0.2V @ 25°C	45	233	MHz
Application Frequency Range	freq <sub>App</sub>	2.5V±0.2V @ 25°C	95	220	MHz
Input clock duty cycle	d <sub>tin</sub>		40	60	%
CLK stabilization	T <sub>STAB</sub>			15	μs

**Switching Characteristics (see note 3)** 

Switching Characteristics (see note of						
PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
Low-to high level propagation delay time	t <sub>PLH</sub> <sup>1</sup>	CLK_IN to any output		3.5		ns
High-to low level propagation delay time	t <sub>PLL</sub> 1	CLK_IN to any output		3.5		ns
Output enable time	t <sub>EN</sub>	PD# to any output		3		ns
Output disable time	tdis	PD# to any output		3		ns
Period jitter	T <sub>jit (per)</sub>	100MHz to 200MHz	-30		30	ps
Half-period jitter	t(jit_hper)	100MHz to 200MHz	-75		75	ps
Input clock slew rate	t <sub>sl(i)</sub>		1		4	V/ns
Output clock slew rate	t <sub>sl(o)</sub>		1		2	V/ns
Cycle to Cycle Jitter <sup>1</sup>	$T_{\rm cyc}$ - $T_{\rm cyc}$	100MHz to 200MHz	-50		50	ps
Static Phase Offset	t <sub>(static phase offset)</sub> 4		-50	0	50	ps
Output to Output Skew	T <sub>skew</sub>				40	ps

#### Notes:

- 1. Refers to transition on noninverting output in PLL bypass mode.
- 2. While the pulse skew is almost constant over frequency, the duty cycle error increases at higher frequencies. This is due to the formula: duty cycle= $t_{WH}/t_c$ , where the cycle ( $t_c$ ) decreases as the frequency goes up.
- 3. Switching characteristics guaranteed for application frequency range.
- 4. Static phase offset shifted by design.



#### **Parameter Measurement Information**





Figure 1. IBIS Model Output Load



NOTE: V(TT) = GND

Figure 2. Output Load Test Circuit




Figure 3. Cycle-to-Cycle Jitter



#### **Parameter Measurement Information**




Figure 4. Static Phase Offset




Figure 5. Output Skew

$$Y_X$$
,  $FB\_OUTC$ 

$$Y_X$$
,  $FB\_OUTC$ 

$$Y_X$$
,  $FB\_OUTC$ 

$$Y_X$$
,  $FB\_OUTC$ 

$$t_{(jit\_per)} = t_{C(n)} - \frac{1}{f_0}$$

Figure 6. Period Jitter



#### **Parameter Measurement Information**




Figure 7. Half-Period Jitter





Figure 8. Input and Output Slew Rates





6.10 mm. Body, 0.50 mm. pitch TSSOP (240 mil) (0.020 mil)

0) (1 4 5 0 )	In Millir		In Inches		
SYMBOL	COMMON DI	MENSIONS	COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
Α		1.20		.047	
A1	0.05	0.15	.002	.006	
A2	0.80	1.05	.032	.041	
b	0.17	0.27	.007	.011	
С	0.09	0.20	.0035	.008	
D	SEE VAR	IATIONS	SEE VARIATIONS		
E	8.10 B	ASIC	0.319 BASIC		
E1	6.00	6.20	.236	.244	
е	0.50 B	ASIC	0.020 E	BASIC	
L	0.45	0.75	.018	.030	
N	SEE VARIATIONS		SEE VAR	IATIONS	
а	0°	8°	0°	8°	
aaa		0.10		.004	


#### **VARIATIONS**

N	D m	mm. D (inch)		
IN	MIN	MAX	MIN	MAX
48	12.40	12.60	.488	.496

Reference Doc.: JEDEC Publication 95, M O-153

10-0039


# **Ordering Information**



Example:

### ICS95V857CGLF-T





4.40 mm. Body, 0.40 mm. pitch TSSOP (173 mil) (16 mil)

CVMDOL		limeters	In Inc		
SYMBOL	COMMON	DIMENSIONS	COMMON DI	MENSIONS	
	MIN	MAX	MIN	MAX	
Α		1.20		.047	
A1	0.05	0.15	.002	.006	
A2	0.80	1.05	.032	.041	
b	0.13	0.23	.005	.009	
С	0.09	0.20	.0035	.008	
D	SEE VA	RIATIONS	SEE VARIATIONS		
E	6.40	BASIC	0.252 E	BASIC	
E1	4.30	4.50	.169	.177	
е	0.40	BASIC	0.016 E	BASIC	
L	0.45	0.75	.018	.030	
N	SEE VA	SEE VARIATIONS		IATIONS	
а	0°	8°	0°	8°	
aaa	-	0.08		.003	


#### **VARIATIONS**

NI .		D	0 mm. D (inch)		
	IN	MIN	MAX	MIN	MAX
	48	9.60	9.80	.378	.386

Reference Doc.: JEDEC Publication 95, MO-153

10-0037


# **Ordering Information**



Example:

## ICS95V857CLLF-T





# THERMALLY ENHANCED, VERY THIN, FINE PITCH QUAD FLAT / NO LEAD PLASTIC PACKAGE


ALL DIMENSIONS IN MILLIMETERS

N	40	SYMBOL	MIN.	MAX.
$N_D$	10	Α	0.80	1.00
N <sub>E</sub>	10	A1	0	0.05
D x E BASIC	6.00 x 6.00	А3	0.25 Reference	
D2 MIN. / MAX.	2.75 / 3.05	b	0.18	0.30
E2 MIN. / MAX.	2.75 / 3.05	е	0.50 BASIC	
L MIN. / MAX.	0.30 / 0.50			<u> </u>

Source Reference: MLF2™SI

10-0053


# **Ordering Information**



Example:

### ICS95V857CKLF-T






			BALL GRID		Max.					REF. DIMENSIONS		
D	E	Т	е	HORIZ	VERT	TOTAL	d	h	D1	E1	b	С
		Min/Max					Min/Max	Min/Max				
7.00 Bsc	4.50 Bsc	0.86/1.00	0.65 Bsc	6	10	60	0.35/0.45	0.15/0.21	5.85 Bsc	3.25 Bsc	0.575	0.625

Note: Ball grid total indicates maximum ball count for package. Lesser quantity may be used.

10-0055

# **Ordering Information**



Example:

### ICS95V857CHLF-T

<sup>\*</sup> Source Ref.: JEDEC Publication 95, MO-205\*, MO-225\*\*

#### **Notice**

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products
  and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your
  product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of
  these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <a href="https://www.IDT.com/go/support">www.IDT.com/go/support</a>