


**CD54/74HC4066**  
**CD54/74HCT4066**

File No. 1777

**High-Speed CMOS Logic**

HARRIS SEMICOND SECTOR 27E D 4302271 0017943 1 HAS



**Quad Bilateral Switch**

**Type Features:**

- Wide analog-input-voltage range: 0-10 V
- Low "ON" resistance: 25 Ω @ V<sub>CC</sub> = 4.5 V  
15 Ω @ V<sub>CC</sub> = 9 V
- Fast switching and propagation delay times
- Low "OFF" leakage current

**FUNCTIONAL DIAGRAM**

The RCA CD54/74 HC/HCT4066 contains four independent digitally controlled analog switches that use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

These switches feature the characteristic linear "ON"-resistance of the metal-gate CD4066B. Each switch is turned on by a high-level voltage on its control input.

The CD54HC4066 and CD54HCT4066 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC4066 and CD74HCT4066 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

**Family Features:**

- Alternate Source: Phillips/Signetics
- Wide operating temperature range:  
CD74HC/HCT: -40 to +85° C
- CD54HC/CD74HC types:  
2 V to 10 V operation  
High noise immunity:  
N<sub>IL</sub> = 30%, N<sub>IH</sub> = 30% of V<sub>CC</sub>; @ V<sub>CC</sub> = 5 V & 10 V
- CD54HCT/CD74HCT types:  
Direct LSTTL input logic compatibility  
V<sub>IL</sub> = 0.8 V Max., V<sub>IH</sub> = 2 V Min.  
CMOS input compatibility  
I<sub>I</sub> ≤ 1 μA @ V<sub>OL</sub>, V<sub>OH</sub>




Fig. 1 - Logic diagram (one switch).

**TRUTH TABLE**

INPUT nE	SWITCH
L	off
H	on


H = HIGH Level  
L = LOW Level

# CD54/74HC4066 CD54/74HCT4066

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, ( $V_{CC}$ ):	
(Voltages referenced to ground)	
HCT Types .....	-0.5 to +7 V
HC Types .....	-0.5 to +10.5 V
DC INPUT DIODE CURRENT, $I_{IK}$ (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) .....	$\pm 20$ mA
DC SWITCH DIODE CURRENT, $I_{OK}$ (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) .....	$\pm 20$ mA
• DC SWITCH CURRENT, $I_o$ , (FOR $V_i > -0.5$ V OR $V_i < V_{CC} + 0.5$ V) .....	$\pm 25$ mA
DC $V_{CC}$ OR GROUND CURRENT ( $I_{CC}$ ) .....	$\pm 50$ mA
POWER DISSIPATION PER PACKAGE ( $P_D$ ):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) .....	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) .....	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H) .....	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H) .....	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M) .....	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M) .....	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 70 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPE F, H .....	$-55$ to $+125^\circ\text{C}$
PACKAGE TYPE E, M .....	$-40$ to $+85^\circ\text{C}$
STORAGE TEMPERATURE ( $T_{stg}$ ) .....	$-65$ to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. ( $1.59 \pm 0.79$ mm) from case for 10 s max. ....	$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only .....	$+300^\circ\text{C}$

- In certain applications, the external load-resistor current may include both  $V_{CC}$  and signal-line components. To avoid drawing  $V_{CC}$  current when switch current flows into the transmission gate inputs, (terminals 1, 4, 8 and 11) the voltage drop across the bidirectional switch must not exceed 0.6 volt (calculated from  $R_{on}$  values shown in the Electrical Characteristics Chart). No  $V_{CC}$  current will flow through  $R_L$  if the switch current flows into terminals 2, 3, 9 and 10.



92CS - 39852  
**TERMINAL ASSIGNMENT**

HARRIS SEMICONDUCTOR SECTOR 27E D 430227J 0017944 3 HAS

**CD54/74HC4066**  
**CD54/74HCT4066**

RECOMMENDED OPERATING CONDITIONS: For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T <sub>A</sub> = Full Package-Temperature Range) V <sub>CC</sub> .* CD54/74HC Types CD54/74HCT Types	2 4.5	10 5.5	V
DC Input Voltage, V <sub>C</sub> , and Analog Switch Voltage, V <sub>I/O</sub> Operating Temperature T <sub>A</sub> :	0	V <sub>CC</sub>	
CD74 Types CD54 Types	-40 -55	+85 +125	°C
Input Rise and Fall Times t <sub>r</sub> , t <sub>f</sub> (Control Inputs) at 2 V at 4.5 V at 9 V	0 0 0	1000 500 250	ns

\*Unless otherwise specified, all voltages are referenced to Ground.

**STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	CD74HC4066/CD54HC4066										CD74HCT4066/CD74HCT4066										UNITS					
	TEST CONDITIONS			74HC/54HC TYPES				74HC TYPES			54HC TYPES			TEST CONDITIONS			74HCT/54HCT TYPES			74HCT TYPES			54HCT TYPES			
	CON-TROL V <sub>I</sub> V	SW-ITCH V <sub>IS</sub> V	V <sub>CC</sub> V	+25°C				-40/+85°C		-55/+125°C		CON-TROL V <sub>I</sub> V	SW-ITCH V <sub>IS</sub> V	V <sub>CC</sub> V	+25°C			-40/+85°C		-55/+125°C						
				Min	Typ	Max	Min	Max	Min	Max				Min	Typ	Max	Min	Max	Min	Max						
High-Level Input Voltage V <sub>IH</sub>	—	—	2	1.5	—	—	1.5	—	1.5	—	—	—	4.5	2	—	—	2	—	2	—	V					
			4.5	3.15	—	—	3.15	—	3.15	—			5.5													
			9	6.3	—	—	6.3	—	6.3	—																
Low-Level Input Voltage V <sub>IL</sub>	—	—	2	—	—	0.5	—	0.5	—	0.5	—	—	4.5	—	—	0.8	—	0.8	—	0.8	V					
			4.5	—	—	1.35	—	1.35	—	1.35	—		5.5													
			9	—	—	2.7	—	2.7	—	2.7	—															
Input Leakage Current (Any Control) I <sub>IL</sub>	V <sub>CC</sub> or Gnd	—	10	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V <sub>CC</sub> & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA					
Off-Switch Leakage Current I <sub>Z</sub>	V <sub>IL</sub>	V <sub>CC</sub> or Gnd	10	—	—	±0.1	—	±1	—	±1	—	V <sub>IL</sub>	V <sub>CC</sub> or Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA				
"On" Resistance I <sub>O</sub> = 1 mA (Fig. 2) R <sub>ON</sub>	V <sub>CC</sub>	V <sub>CC</sub> or Gnd	4.5	—	25	80	—	106	—	128	—	V <sub>CC</sub>	V <sub>CC</sub> or Gnd	4.5	—	25	80	—	106	—	128	Ω				
			6	—	20	75	—	94	—	113	—															
			9	—	15	60	—	78	—	95	—															
	V <sub>CC</sub>	V <sub>CC</sub> to Gnd	4.5	—	35	95	—	118	—	142	—	V <sub>CC</sub>	V <sub>CC</sub> to Gnd	4.5	—	35	95	—	118	—	142	Ω				
			6	—	24	84	—	105	—	128	—															
			9	—	16	70	—	88	—	105	—															
"On" Resistance Between Any Two Switches ΔR <sub>ON</sub>	V <sub>CC</sub>	—	4.5	—	1	—	—	—	—	—	—	V <sub>CC</sub>	—	4.5	—	1	—	—	—	—	—	Ω				
			6	—	0.75	—	—	—	—	—	—															
			9	—	0.5	—	—	—	—	—	—															
Quiescent Device Current I <sub>CC</sub>	V <sub>CC</sub> or Gnd	—	6	—	—	2	—	20	—	40	—	V <sub>CC</sub> or Gnd	5.5	—	—	2	—	20	—	40	μA					
			10	—	—	18	—	160	—	320	—															
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI <sub>CC</sub> *	—	—	—	—	—	—	—	—	—	—	—	V <sub>CC</sub> -2.1	4.5 to 5.5	—	100	360	—	450	—	490	μA					

\* For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4 V, V<sub>CC</sub> = 5.5 V) specification is 1.8 mA.

4302271 0017945 5 HAS

27E D

HARRIS SEMICONDUCTOR

HARRIS SEMICONDUCTOR SECTOR 27E D 430227J 0017946 ? HAS

T-51-11

**CD54/74HC4066**  
**CD54/74HCT4066**

HCT Input Loading Table

Input	Unit Loads *
All	1

\* Unit load is  $\Delta I_{CC}$  limit specified in Static Characteristic Chart, e.g., 360  $\mu A$  max. @ 25°C.

SWITCHING CHARACTERISTICS ( $V_{CC} = 5 V, T_A = 25^\circ C, \text{Input } t_r, t_f = 6 \text{ ns}$ )

CHARACTERISTIC	$t_{PHL}$ $t_{PLH}$ $t_{PHZ}, t_{PLZ}$ $C_{PD}$	$C_L$ pF	TYPICAL		UNITS
			HC	HCT	
Propagation Delay Time:					ns
Switch In to Out		15	4	4	
Switch Turn Off		15	12	14	
Switch Turn On		15	8	9	
Power Dissipation Capacitance*		—	25	38	pF

\*  $C_{PD}$  is used to determine the dynamic power consumption, per package.

$P_D = C_{PD} V_{CC}^2 f_i + \Sigma (C_L + C_s) V_{CC}^2 f_o$  where:  $f_i$  = input frequency       $f_o$  = output frequency  
 $C_L$  = load capacitance       $C_s$  = switch capacitance  
 $V_{CC}$  = supply voltage

SWITCHING CHARACTERISTICS ( $C_L = 50 \text{ pF}, \text{Input } t_r, t_f = 6 \text{ ns}$ )

CHARACTERISTIC	$t_{PLH}$ $t_{PHL}$ $t_{PHZ}, t_{PLZ}$ $C_i$	$V_{CC}$	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Time	$t_{PLH}$	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
Switch In to Out	$t_{PHL}$	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		9	—	8	—	—	—	11	—	—	—	13	—	—	
Switch Turn On Delay	$t_{PHZ}$	2	—	100	—	—	—	125	—	—	—	150	—	—	
	$t_{PLZ}$	4.5	—	20	—	24	—	25	—	30	—	30	—	36	
		9	—	12	—	—	—	15	—	—	—	18	—	—	
Switch Turn Off Delay	$t_{PHZ}, t_{PLZ}$	2	—	150	—	—	—	190	—	—	—	225	—	—	
		4.5	—	30	—	35	—	38	—	44	—	45	—	53	
		9	—	24	—	—	—	30	—	—	—	36	—	—	
Input (Control) Capacitance	$C_i$	—	—	10	—	10	—	10	—	10	—	10	—	10	pF

**CD54/74HC4066**  
**CD54/74HCT4066**

ANALOG CHANNEL CHARACTERISTICS - Typical Values at  $T_C = 25^\circ\text{C}$

CHARACTERISTIC	TEST CONDITIONS	V <sub>CC</sub> V	HC	HCT	UNITS	
Switch Frequency Response Bandwidth at -3 dB (Fig. 12)	Fig. 3 Notes 1 & 2	4.5	200	200	MHz	
Cross Talk Between Any Two Switches (Fig. 13)	Fig. 4 Notes 2 & 3	4.5	-72	-72	dB	
Total Harmonic Distortion	1 KHz, Fig. 5	V <sub>IS</sub> = 4 V <sub>pp</sub>	4.5	0.022	0.023	%
		V <sub>IS</sub> = 8 V <sub>pp</sub>	9	0.008	N/A	
Control to Switch Feedthrough Noise	Fig. 6	4.5	TBE	TBE	mV	
		9	TBE	TBE		
Switch "OFF" Signal Feedthrough (Fig. 13)	Fig. 7 Notes 2 & 3	4.5	-72	-72	dB	
Switch Input Capacitance	C <sub>s</sub>	—	5	5	pF	

Notes: 1. Adjust input level for 0 dBm at output,  $f = 1\text{ MHz}$ .  
2. V<sub>IS</sub> is centered at V<sub>CC</sub>/2.  
3. Adjust input for 0 dBm at V<sub>IS</sub>.




Fig. 2 - Typical "ON" resistance vs. input signal voltage.

ANALOG TEST CIRCUITS




Fig. 3 - Frequency response test circuit.




Fig. 4 - Crosstalk between two switches test circuit.




Fig. 5 - Total harmonic distortion test circuit.




Fig. 6 - Control-to-switch feedthrough noise test circuit.




Fig. 7 - Switch off signal feedthrough.

HARRIS SEMICONDUCTOR 27E D 4302271 0017947 9 HAS

T-51-11

T-51-11

**CD54/74HC4066**  
**CD54/74HCT4066**




Fig. 8 - Switch propagation - delay times waveforms.




Fig. 9 - Switch turn-on and turn-off propagation delay times waveforms.

	54/74HC	54/74HCT
Input Level	V <sub>CC</sub>	3 V
Switching Voltage, V <sub>s</sub>	50% V <sub>CC</sub>	1.3 V




Fig. 10 - Switch on/off propagation delay time test circuit.




Fig. 11 - Switch-in to switch-out propagation delay time test circuit.




Fig. 12 - Switch frequency response, V<sub>CC</sub> = 4.5 V.




Fig. 13 - Switch-off signal feedthrough and crosstalk vs. frequency, V<sub>CC</sub> = 4.5 V.