MOTOROLA
■ **SEMICONDUCTOR** ■
TECHNICAL DATA

# 256K x 4 Bit Fast Static Random Access Memory

The MCM6729 is a 1,048,576 bit static random access memory organized as 262,144 words of 4 bits. This device is fabricated using high performance silicon-gate BiCMOS technology. Static design eliminates the need for external clocks or timing strobes.

Output enable ($\overline{G}$) is a special control feature that provides increased system flexibility and eliminates bus contention problems.

This device meets JEDEC standards for functionality and revolutionary pinout, and is available in a 400 mil plastic small-outline J-leaded package.

- Single 5 V ± 10% Power Supply
- Fully Static — No Clock or Timing Strobes Necessary
- All Inputs and Outputs Are TTL Compatible
- Three State Outputs
- Fast Access Times: 10, 12, 15 ns
- Center Power and I/O Pins for Reduced Noise

MCM6729



**WJ PACKAGE
400 MIL SOJ
CASE 857A**

2

PIN ASSIGNMENT

NC	1	32	A	
A	2	31	A	
A	3	30	A	
A	4	29	A	
A	5	28	A	
$\overline{E}$	6	27	$\overline{G}$	
DQ0	7	26	DQ3	
V_{CC}	8	25	V_{SS}	
V_{SS}	9	24	V_{CC}	
DQ1	10	23	DQ2	
$\overline{W}$	11	22	A	
A	12	21	A	
A	13	20	A	
A	14	19	A	
A	15	18	A	
NC	16	17	NC	

BLOCK DIAGRAM

PIN NAMES

A0 – A17 . . . . Address Input
$\overline{E}$ . . . . Chip Enable
$\overline{W}$ . . . . Write Enable
$\overline{G}$ . . . . Output Enable
DQ0 – DQ3 . . . . Data Input/Output
V_{CC} . . . . + 5 V Power Supply
V_{SS} . . . . Ground
NC . . . . No Connection

TRUTH TABLE (X = Don't Care)

$\overline{E}$	$\overline{G}$	$\overline{W}$	Mode	V_{CC} Current	Output	Cycle
H	X	X	Not Selected	I_{SB1}, I_{SB2}	High-Z	—
L	H	H	Output Disabled	I_{CCA}	High-Z	—
L	L	H	Read	I_{CCA}	D_{out}	Read Cycle
L	X	L	Write	I_{CCA}	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{CC}	– 0.5 to + 7.0	V
Voltage Relative to V_{SS} for Any Pin Except V_{CC}	V_{in}, V_{out}	– 0.5 to V_{CC} + 0.5	V
Output Current	I_{out}	±30	mA
Power Dissipation	P_D	1.2	W
Temperature Under Bias	T_{bias}	– 10 to + 85	°C
Operating Temperature	T_A	0 to + 70	°C
Storage Temperature — Plastic	T_{stg}	– 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS
(V_{CC} = 5.0 V ± 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V_{CC}	4.5	5.0	5.5	V
Input High Voltage	V_{IH}	2.2	—	V_{CC} + 0.3**	V
Input Low Voltage	V_{IL}	– 0.5*	—	0.8	V

* V_{IL} (min) = – 0.5 V dc; V_{IL} (min) = – 2.0 V ac (pulse width ≤ 2.0 ns) for I ≤ 20.0 mA.
** V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2 V ac (pulse width ≤ 2.0 ns) for I ≤ 20.0 mA.

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V_{in} = 0 to V_{CC})	$I_{lkg(I)}$	—	± 1.0	µA
Output Leakage Current ($\overline{E}$ = V_{IH}, V_{out} = 0 to V_{CC})	$I_{lkg(O)}$	—	± 1.0	µA
Output Low Voltage (I_{OL} = + 8.0 mA)	V_{OL}	—	0.4	V
Output High Voltage (I_{OH} = – 4.0 mA)	V_{OH}	2.4	—	V

POWER SUPPLY CURRENTS

Parameter	Symbol	MCM6729-10	MCM6729-12	MCM6729-15	Unit
AC Active Supply Current (I_{out} = 0 mA) (V_{CC} = max, f = f_{max})	I_{CCA}	165	155	145	mA
Active Quiescent Current ($\overline{E}$ = V_{IL}, V_{CC} = max, f = 0 MHz)	I_{CC2}	90	90	90	mA
AC Standby Current ($\overline{E}$ = V_{IH}, V_{CC} = max, f = f_{max})	I_{SB1}	60	60	60	mA
CMOS Standby Current (V_{CC} = max, f = 0 MHz, $\overline{E}$ ≥ V_{CC} – 0.2 V, V_{in} ≤ V_{SS} + 0.2 V, or ≥ V_{CC} – 0.2 V)	I_{SB2}	20	20	20	mA

MOTOROLA SC {MEMORY/ASI

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Typ	Max	Unit
Address Input Capacitance	C_{in}	—	6	pF
Control Pin Input Capacitance	C_{in}	—	6	pF
Input/Output Capacitance	$C_{I/O}$	—	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS
(V_{CC} = 5.0 V ±10%, T_A = 0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level . . . . 1.5 V
Input Pulse Levels . . . . 0 to 3.0 V
Input Rise/Fall Time . . . . 2 ns

Output Timing Measurement Reference Level . . . . 1.5 V
Output Load . . . . See Figure 1A

READ CYCLE TIMING (See Notes 1 and 2)

Parameter	Symbol Standard	Alternate	MCM6729-10 Min	Max	MCM6729-12 Min	Max	MCM6729-15 Min	Max	Unit	Notes
Read Cycle Time	t_{AVAV}	t_{RC}	10	—	12	—	15	—	ns	3
Address Access Time	t_{AVQV}	t_{AA}	—	10	—	12	—	15	ns	
Enable Access Time	t_{ELQV}	t_{ACS}	—	10	—	12	—	15	ns	
Output Enable Access Time	t_{GLQV}	t_{OE}	—	5	—	6	—	7	ns	
Output Hold from Address Change	t_{AXQX}	t_{OH}	3	—	3	—	3	—	ns	
Enable Low to Output Active	t_{ELQX}	t_{CLZ}	3	—	3	—	3	—	ns	4,5,6
Output Enable Low to Output Active	t_{GLQX}	t_{OLZ}	0	—	0	—	0	—	ns	4,5,6
Enable High to Output High-Z	t_{EHQZ}	t_{CHZ}	0	5	0	6	0	7	ns	4,5,6
Output Enable High to Output High-Z	t_{GHQZ}	t_{OHZ}	0	5	0	6	0	7	ns	4,5,6

NOTES:
1. $\overline{W}$ is high for read cycle.
2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
3. All read cycle timings are referenced from the last valid address to the first transitioning address.
4. At any given voltage and temperature, t_{EHQZ} (max) < t_{ELQX} (min), and t_{GHQZ} (max) < t_{GHQX} (min), both for a given device and from device to device.
5. Transition is measured 200 mV from steady-state voltage with load of Figure 1B.
6. This parameter is sampled and not 100% tested.
7. Device is continuously selected ($\overline{E}$ = V_{IL}, $\overline{G}$ = V_{IL}).
8. Addresses valid prior to or coincident with $\overline{E}$ going low.

AC TEST LOADS

OUTPUT
Z_0 = 50 Ω R_L = 50 Ω
V_L = 1.5 V

Figure 1A

+5 V
480 Ω
OUTPUT
255 Ω
5 pF
(INCLUDING
SCOPE AND JIG)

Figure 1B

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

MOTOROLA SC {MEMORY/ASI

**READ CYCLE 1** (See Note 7)

READ CYCLE 2 (See Note 8)

2

WRITE CYCLE 1 ($\overline{W}$ Controlled, See Notes 1 and 2)

Parameter	Symbol Standard	Symbol Alternate	MCM6729-10 Min	MCM6729-10 Max	MCM6729-12 Min	MCM6729-12 Max	MCM6729-15 Min	MCM6729-15 Max	Unit	Notes
Write Cycle Time	t_{AVAV}	t_{WC}	10	—	12	—	15	—	ns	3
Address Setup Time	t_{AVWL}	t_{AS}	0	—	0	—	0	—	ns	
Address Valid to End of Write	t_{AVWH}	t_{AW}	9	—	10	—	12	—	ns	
Address Valid to End of Write, $\overline{G}$ High	t_{AVWH}	t_{AW}	8	—	9	—	10	—	ns	
Write Pulse Width	t_{WLWH} t_{WLEH}	t_{WP} t_{WP}	9	—	10	—	12	—	ns	
Write Pulse Width, $\overline{G}$ High	t_{WLWH} t_{WLEH}	t_{WP} t_{WP}	8	—	9	—	10	—	ns	
Data Valid to End of Write	t_{DVWH}	t_{DW}	5	—	6	—	7	—	ns	
Data Hold Time	t_{WHDX}	t_{DH}	0	—	0	—	0	—	ns	
Write Low to Data High-Z	t_{WLQZ}	t_{WZ}	0	5	0	6	0	7	ns	4,5,6
Write High to Output Active	t_{WHQX}	t_{OW}	3	—	3	—	3	—	ns	4,5,6
Write Recovery Time	t_{WHAX}	t_{WR}	0	—	0	—	0	—	ns	

NOTES:
1. A write occurs during the overlap of $\overline{E}$ low and $\overline{W}$ low.
2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.
4. Transition is measured 200 mV from steady-state voltage with load of Figure 1B.
5. This parameter is sampled and not 100% tested.
6. At any given voltage and temperature, t_{WLQZ} max < t_{WHQX} min both for a given device and from device to device.

WRITE CYCLE 1

MOTOROLA SC {MEMORY/ASI

WRITE CYCLE 2 (Ē Controlled, See Notes 1 and 2)

| Parameter	Symbol Standard	Symbol Alternate	MCM6729-10 Min	MCM6729-10 Max	MCM6729-12 Min	MCM6729-12 Max	MCM6729-15 Min	MCM6729-15 Max	Unit	Notes
Write Cycle Time	t_{AVAV}	t_{WC}	10	—	12	—	15	—	ns	3
Address Setup Time	t_{AVEL}	t_{AS}	0	—	0	—	0	—	ns	
Address Valid to End of Write	t_{AVEH}	t_{AW}	8	—	9	—	10	—	ns	
Enable to End of Write	t_{ELEH}	t_{CW}	8	—	9	—	10	—	ns	4,5
Enable to End of Write	t_{ELWH}	t_{CW}	8	—	9	—	10	—	ns	4,5
Data Valid to End of Write	t_{DVEH}	t_{DW}	5	—	6	—	7	—	ns	
Data Hold Time	t_{EHDX}	t_{DH}	0	—	0	—	0	—	ns	
Write Recovery Time	t_{EHAX}	t_{WR}	0	—	0	—	0	—	ns	

NOTES:
1. A write occurs during the overlap of Ē low and W̄ low.
2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.
4. If Ē goes low coincident with or after W̄ goes low, the output will remain in a high impedance condition.
5. If Ē goes high coincident with or before W̄ goes high, the output will remain in a high impedance condition.

WRITE CYCLE 2

ORDERING INFORMATION
(Order by Full Part Number)

MCM 6729 WJ XX XX

Motorola Memory Prefix

Part Number

Shipping Method (R2 = Tape and Reel, Blank = Rails)

Speed (10 = 10 ns, 12 = 12 ns, 15 = 15 ns)

Package (WJ = 400 mil SOJ)

Full Part Numbers — MCM6729WJ10   MCM6729WJ10R2
MCM6729WJ12   MCM6729WJ12R2
MCM6729WJ15   MCM6729WJ15R2