


3.3V 256K × 16/18 pipeline burst synchronous SRAM

Features


- Organization: 262,144 words × 16 or 18 bits
 Fast clock speeds to 166 MHz in LVTTL/LVCMOS
- Fast clock to data access: 3.5/4.0/5.0 ns
- Fast OE access time: 3.5/4.0/5.0 ns
 Fully synchronous register-to-register operation
- Flow-through mode
- Dual-cycle deselect
 - Single-cycle deselect also available (AS7C33256PFS16A/ AS7C33256PFS18A)
- · Asynchronous output enable control
- Economical 100-pin TQFP package

- Byte write enables
- Multiple chip enables for easy expansion
- 3.3V core power supply
- 2.5V or 3.3V I/O operation with separate V_{DDO}
- 30 mW typical standby power in power down mode
- NTD^{TM 1} pipelined architecture available
- (AS7C33256NTD16A/AS7C33256NTD18A)
- NTDTM is a trademark of Alliance Semiconductor Corporation. All trademarks mentioned in this document are the property of their respective owners.

Logic block diagram



Pin Arrangement



Note: pins 24, 74 are NC for $\times 16$.

Selection guide

| | -166 | -133 | -100 | Units |
|-------------------------------------|------|------|------|-------|
| Minimum cycle time | 6 | 7.5 | 10 | ns |
| Maximum pipelined clock frequency | 166 | 133 | 100 | MHz |
| Maximum pipelined clock access time | 3.5 | 4 | 5 | ns |
| Maximum operating current | 475 | 425 | 325 | mA |
| Maximum standby current | 130 | 100 | 90 | mA |
| Maximum CMOS standby current (DC) | 30 | 30 | 30 | mA |



Functional description

The 7C33256PFD16A and AS7C33256PFD18A are high performance CMOS 4-Mbit synchronous Static Random Access Memory (SRAM) devices organized as 262,144 words \times 16 or 18 bits and incorporate a pipeline for highest frequency on any given technology.

Fast cycle times of 6.0/7.5/10 ns with clock access times (t_{CD}) of 3.5/4.0/5.0 ns enable 166, 133, and 100 MHz bus frequencies. Three chip enable inputs permit easy memory expansion. Burst operation is initiated in one of two ways: the controller address strobe (\overline{ADSP}). The burst advance pin (\overline{ADV}) allows subsequent internally generated burst addresses.

Read cycles are initiated with \overline{ADSP} (regardless of \overline{WE} and \overline{ADSC}) using the new external address clocked into the on-chip address register. When \overline{ADSP} is sampled low, the chip enables are sampled active and the output buffer is enabled with \overline{OE} . In a read operation the data accessed by the current address, registered in the address registers by the positive edge of CLK, is carried to the data-out registers and driven on the output pins on the next positive edge of CLK. \overline{ADV} is ignored on the clock edge that samples \overline{ADSP} asserted, but it is sampled on all subsequent clock edges. Address is incremented internally for the next access of the burst when \overline{ADV} is sampled low and both address strobes are high. Burst mode is selectable with the \overline{LBO} input. With \overline{LBO} unconnected or driven high, burst operations use an interleaved count sequence. With \overline{LBO} driven low the device uses a linear count sequence.

Write cycles are performed by disabling the output buffers with \overline{OE} and asserting a write command. A global write enable \overline{GWE} writes all 16/18 bits regardless of the state of individual $\overline{BW[a:b]}$ inputs. Alternately, when \overline{GWE} is high, one or more bytes may be written by asserting \overline{BWE} and the appropriate individual byte \overline{BWn} signals.

 \overline{BWn} is ignored on the clock edge that samples \overline{ADSP} low, but it is sampled on all subsequent clock edges. Output buffers are disabled when \overline{BWn} is sampled low regardless of \overline{OE} . Data is clocked into the data input register when \overline{BWn} is sampled low. Address is incremented internally to the next burst address if \overline{BWn} and \overline{ADV} are sampled low.

Read or write cycles may also be initiated with ADSC instead of ADSP. The differences between cycles initiated with ADSC and ADSP follow.

- ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC.
- WE signals are sampled on the clock edge that samples ADSC low and ADSP high.
- Master chip select CEO blocks ADSP, but not ADSC.

The AS7C33256PFD16A and 7C33256PFD18A operate from a 3.3V supply. I/Os use a separate power supply that can operate at 2.5V or 3.3V. These devices are available in a 100-pin 14×20 mm TQFP packaging.

Capacitance

| Parameter | Symbol | Signals | Test conditions | Max | Unit |
|-------------------|-----------|--------------------------|-------------------------|-----|------|
| Input capacitance | C_{IN} | Address and control pins | $V_{IN} = 0V$ | 5 | pF |
| I/O capacitance | $C_{I/O}$ | I/O pins | $V_{IN} = V_{OUT} = 0V$ | 7 | pF |

Write enable truth table (per byte)

| GWE | BWE | BWn | WEn |
|-----|-----|-----|-----|
| L | X | X | T |
| Н | L | L | T |
| Н | Н | X | F* |
| Н | L | Н | F* |

 $Key: X = don't \ care. \ L = low. \ H = high. \ T = true. \ F = false. \ ^* = valid \ read. \ n = a \ or \ b. \ \overline{WE} \ and \ \overline{WEn} = internal \ write \ signal.$

Burst order

| | Interleaved burst order LBO =1 | | | | | Lir | $\frac{\text{Linear burst order}}{\overline{\text{LBO}}} = 0$ | | | |
|------------------|--------------------------------|----|----|----|------------------|-----|---|----|----|--|
| Starting address | 00 | 01 | 10 | 11 | Starting address | 00 | 01 | 10 | 11 | |
| First increment | 01 | 00 | 11 | 10 | First increment | 01 | 10 | 11 | 00 | |
| Second increment | 10 | 11 | 00 | 01 | Second increment | 10 | 11 | 00 | 01 | |
| Third increment | 11 | 10 | 01 | 00 | Third increment | 11 | 00 | 01 | 10 | |



Signal descriptions

| Signal | I/O | Properties | Description |
|----------|-----|-----------------------|---|
| CLK | I | CLOCK | Clock. All inputs except OE, FT, ZZ, LBO are synchronous to this clock. |
| A0-A17 | I | SYNC | Address. Sampled when all chip enables are active and ADSC or ADSP are asserted. |
| DQ[a,b] | I/O | SYNC | Data. Driven as output when the chip is enabled and $\overline{\text{OE}}$ is active. |
| CEO | I | SYNC | Master chip enable. Sampled on clock edges when ADSP or ADSC is active. When CEO is inactive, ADSP is blocked. Refer to the Synchronous Truth Table for more information. |
| CE1, CE2 | I | SYNC | Synchronous chip enables. Active high and active low, respectively. Sampled on clock edges when \overline{ADSC} is active or when \overline{CEO} and \overline{ADSP} are active. |
| ADSP | I | SYNC | Address strobe (processor). Asserted low to load a new address or to enter standby mode. |
| ADSC | I | SYNC | Address strobe (controller). Asserted low to load a new address or to enter standby mode. |
| ADV | I | SYNC | Burst advance. Asserted low to continue burst read/write. |
| GWE | I | SYNC | Global write enable. Asserted low to write all 16/18 bits. When high, BWE and BW[a,b] control write enable. |
| BWE | I | SYNC | Byte write enable. Asserted low with $\overline{GWE} = \text{high to enable effect of } \overline{BW[a,b]}$ inputs. |
| BW[a,b] | I | SYNC | Write enables. Used to control write of individual bytes when GWE = high and $\overline{BWE} = low$. If any of $\overline{BW[a,b]}$ is active with $\overline{GWE} = high$ and $\overline{BWE} = low$ the cycle is a write cycle. If all $\overline{BW[a,b]}$ are inactive, the cycle is a read cycle. |
| OE | I | ASYNC | Asynchronous output enable. I/O pins are driven when $\overline{\text{OE}}$ is active and the chip is in read mode. |
| LBO | I | STATIC default = high | Count mode. When driven high, count sequence follows Intel XOR convention. When driven low, count sequence follows linear convention. This signal is internally pulled high. |
| FT | I | STATIC | Flow-through mode. When low, enables single register flow-through mode. Connect to $V_{\rm DD}$ if unused or for pipelined operation. |
| ZZ | I | ASYNC | Sleep. Places device in low power mode. Data is retained. Connect to GND if unused. |

Absolute maximum ratings

| Parameter | Symbol | Min | Max | Unit |
|--|------------------------------------|------|---------------------|------|
| Power supply voltage relative to GND | V _{DD} , V _{DDQ} | -0.5 | +4.6 | V |
| Input voltage relative to GND (input pins) | V _{IN} | -0.5 | $V_{DD} + 0.5$ | V |
| Input voltage relative to GND (I/O pins) | V _{IN} | -0.5 | $V_{\rm DDQ} + 0.5$ | V |
| Power dissipation | P_{D} | - | 1.8 | W |
| DC output current | I _{OUT} | - | 50 | mA |
| Storage temperature (plastic) | T _{stg} | -65 | +150 | ×C |
| Temperature under bias | T _{bias} | -65 | +135 | ×C |

Note: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect reliability.



Synchronous truth table

| CEO | CE1 | CE2 | ADSP | ADSC | ADV | WEn1 | OE | Address accessed | CLK | Operation | DQ |
|------------|-----|-----|------|------|-----|------|-----------|---------------------|--------|---------------|-------------------|
| Н | X | X | X | L | X | X | X | NA | L to H | Deselect | Hi–Z |
| L | L | X | L | X | X | X | X | NA | L to H | Deselect | Hi–Z |
| L | L | X | Н | L | X | X | X | NA | L to H | Deselect | Hi–Z |
| L | X | Н | L | X | X | X | X | NA | L to H | Deselect | Hi–Z |
| L | X | Н | Н | L | X | X | X | NA | L to H | Deselect | Hi–Z |
| L | Н | L | L | X | X | X | L | External | L to H | Begin read | Hi–Z ² |
| L | Н | L | L | X | X | X | Н | External | L to H | Begin read | Hi–Z |
| L | Н | L | Н | L | X | F | L | External | L to H | Begin read | Hi–Z ² |
| L | Н | L | Н | L | X | F | Н | External | L to H | Begin read | Hi–Z |
| X | X | X | Н | Н | L | F | L | Next | L to H | Cont. read | Q |
| X | X | X | Н | Н | L | F | Н | Next | L to H | Cont. read | Hi–Z |
| X | X | X | Н | Н | Н | F | L | Current | L to H | Suspend read | Q |
| X | X | X | Н | Н | Н | F | Н | Current | L to H | Suspend read | Hi–Z |
| Н | X | X | X | Н | L | F | L | Next | L to H | Cont. read | Q |
| Н | X | X | X | Н | L | F | Н | Next | L to H | Cont. read | Hi–Z |
| Н | X | X | X | Н | Н | F | L | Current | L to H | Suspend read | Q |
| Н | X | X | X | Н | Н | F | Н | Current | L to H | Suspend read | Hi–Z |
| L | Н | L | Н | L | X | T | X | External | L to H | Begin write | D_3 |
| X | X | X | Н | Н | L | T | X | Next | L to H | Cont. write | D |
| Н | X | X | X | Н | L | T | X | Next | L to H | Cont. write | D |
| X | X | X | Н | Н | Н | T | X | Current | L to H | Suspend write | D |
| Н | X | X | X | Н | Н | T | X | Current | L to H | Suspend write | D |

Recommended operating conditions

| Para | meter | Symbol | Min | Nominal | Max | Unit | |
|-----------------------------|-------------------------|-------------------|------------|---------|---------------------|------|--|
| Supply voltage | | V_{DD} | 3.135 | 3.3 | 3.6 | V | |
| Supply voltage | Supply Volume | | 0.0 | 0.0 | 0.0 | v | |
| 3.3V I/O supply voltage | V_{DDQ} | 3.135 | 3.3 | 3.6 | V | | |
| 3.3 v 1/ O suppry voltage | | $V_{\rm SSQ}$ | 0.0 | 0.0 | 0.0 | • | |
| 2.5V I/O supply voltage | V_{DDQ} | 2.35 | 2.5 | 2.9 | V | | |
| 2.3 V 1/ O supply voltage | 2.5V 1/O supply voltage | | 0.0 | 0.0 | 0.0 | • | |
| | Address and | V_{IH} | 2.0 | _ | $V_{DD} + 0.3$ | V | |
| Input voltages ¹ | control pins | V_{IL} | -0.5^{2} | _ | 0.8 | | |
| input voltages | I/O pins | V_{IH} | 2.0 | ı | $V_{\rm DDQ} + 0.3$ | V | |
| | 1/ O pins | V_{IL} | -0.5^{2} | - 1 | 0.8 | • | |
| Ambient operating temp | perature | T_{A} | 0 | _ | 70 | °C | |

¹ Input voltage ranges apply to 3.3V I/O operation. For 2.5V I/O operation, contact factory for input specifications.

Key: X = don't care. L = low. H = high.

See "Write enable truth table" on page 2 for more information.

Q in flow-through mode

For write operation following a READ, \overline{OE} must be high before the input data set up time and held high throughout the input hold time

² V_{IL} min. = -2.0V for pulse width less than 0.2 \times t_{RC}.



TQFP thermal resistance

| Description | Conditions | Symbol | Typical | Units |
|--|--|------------------|---------|-------|
| Thermal resistance (junction to ambient) ¹ | Test conditions follow standard test methods and | θ_{JA} | 40 | °C/W |
| Thermal resistance (junction to top of case) < Superscript > 1 | procedures for measuring thermal impedance, per EIA/JESD51 | $\theta_{ m JC}$ | 8 | °C/W |

¹ This parameter is sampled.

DC electrical characteristics

| | | | -1 | 66 | -1 | 33 | -100 | | | |
|---------------------------------------|------------------|---|-----|-----|-----|-----|------|-----|------|--|
| Parameter | Symbol | Test conditions | Min | Max | Min | Max | Min | Max | Unit | |
| Input leakage current ¹ | $ I_{LI} $ | $V_{DD} = Max, V_{IN} = GND \text{ to}$ V_{DD} | _ | 2 | _ | 2 | _ | 2 | μА | |
| Output leakage current | I _{LO} | $OE \ge V_{IH}, V_{DD} = Max,$ $V_{OUT} = GND \text{ to } V_{DD}$ | _ | 2 | _ | 2 | _ | 2 | μА | |
| Operating power supply current | I_{CC}^2 | $\begin{aligned} \text{CE0} &= \text{V}_{\text{IL}}, \text{ CE1} &= \text{V}_{\text{IH}}, \text{ CE2} = \\ & \text{V}_{\text{IL}}, \\ & \text{f} &= \text{f}_{\text{Max}}, \text{I}_{\text{OUT}} = \text{0 mA} \end{aligned}$ | - | 475 | - | 425 | - | 325 | mA | |
| | I_{SB} | Deselected, $f = f_{Max}$, $ZZ \le V_{IL}$ | - | 130 | | 100 | | 90 | | |
| Standby power supply current | I _{SB1} | $\begin{array}{c} \text{Deselected, } f = 0, \ ZZ \leq 0.2V \\ \text{all } V_{IN} \leq 0.2V \ \text{or} \geq V_{DD} - \\ 0.2V \end{array}$ | ı | 30 | - | 30 | - | 30 | mA | |
| зарру сансін | I _{SB2} | $\begin{aligned} & \text{Deselected, } f = f_{Max}, \ ZZ \geq V_{DD} - \\ & 0.2V \\ & \text{All } V_{IN} \leq V_{IL} \ \text{or} \geq V_{IH} \end{aligned}$ | - | 30 | _ | 30 | _ | 30 | | |
| Output voltage | V_{OL} | $I_{OL} = 8 \text{ mA}, V_{DDQ} = 3.465 \text{V}$ | | 0.4 | _ | 0.4 | _ | 0.4 | V | |
| Output voltage | V _{OH} | $I_{OH} = -4 \text{ mA}, V_{DDQ} = 3.135 \text{V}$ | 2.4 | | 2.4 | | 2.4 | _ | | |

¹ \overline{LBO} pin has an internal pull-up, and input leakage = $\pm 10~\mu a.$

DC electrical characteristics for 2.5V I/O operation

| | | | -166 | | -1 | 33 | -1 | | |
|------------------------|-----------------|--|------|-----|-----|-----|-----|-----|------|
| Parameter | Symbol | Test conditions | Min | Max | Min | Max | Min | Max | Unit |
| Output leakage current | I _{LO} | $OE \ge V_{IH}, V_{DD} = Max,$ $V_{OUT} = GND \text{ to } V_{DD}$ | -1 | 1 | -1 | 1 | -1 | 1 | μА |
| Output voltage | V_{OL} | $I_{OL} = 2 \text{ mA}, V_{DDQ} = 2.65 \text{V}$ | - | 0.7 | - | 0.7 | _ | 0.7 | V |
| Output voltage | V _{OH} | $I_{OH} = -2 \text{ mA}, V_{DDQ} = 2.35V$ | 1.7 | _ | 1.7 | - | 1.7 | - | |

 $^{2~}I_{CC}$ give with no output loading I_{CC} increases with faster cycle times and greater output loading.




Timing characteristics over operating range

| 8 | Symb | -1 | 66 | -1 | 33 | -1 | 00 | | Notes |
|---------------------------------------|--------------------|-----|-----|-----|-----|-----|-----|------|-------|
| Parameter | ol | Min | Max | Min | Max | Min | Max | Unit | 1 |
| Clock frequency | f _{Max} | _ | 166 | _ | 133 | _ | 100 | MHz | |
| Cycle time (pipelined mode) | t _{CYC} | 6 | _ | 7.5 | _ | 10 | _ | ns | |
| Cycle time (flow-through mode) | t _{CYCF} | 10 | _ | 12 | _ | 12 | _ | ns | |
| Clock access time (pipelined mode) | t _{CD} | _ | 3.5 | _ | 4.0 | _ | 5.0 | ns | |
| Clock access time (flow-through mode) | t _{CDF} | _ | 9 | _ | 10 | - | 12 | ns | |
| Output enable low to data valid | t _{OE} | _ | 3.5 | _ | 4.0 | - | 5.0 | ns | |
| Clock high to output low Z | t _{LZC} | 0 | _ | 0 | _ | 0 | _ | ns | 2,3,4 |
| Data output invalid from clock high | t _{OH} | 1.5 | _ | 1.5 | _ | 1.5 | _ | ns | 2 |
| Output enable low to output low Z | t _{LZOE} | 0 | _ | 0 | _ | 0 | _ | ns | 2,3,4 |
| Output enable high to output high Z | t _{HZOE} | _ | 3.5 | _ | 4.0 | _ | 4.5 | ns | 2,3,4 |
| Clock high to output high Z | t _{HZC} | _ | 3.5 | _ | 4.0 | _ | 5.0 | ns | 2,3,4 |
| Output enable high to invalid output | t _{OHOE} | 0 | _ | 0 | _ | 0 | _ | ns | |
| Clock high pulse width | t _{CH} | 2.4 | _ | 2.5 | _ | 3.5 | _ | ns | 5 |
| Clock low pulse width | t_{CL} | 2.2 | _ | 2.5 | _ | 3.5 | _ | ns | 5 |
| Address setup to clock high | t _{AS} | 1.5 | _ | 1.5 | _ | 2.0 | _ | ns | 6 |
| Data setup to clock high | t_{DS} | 1.5 | _ | 1.5 | _ | 2.0 | _ | ns | 6 |
| Write setup to clock high | t _{WS} | 1.5 | _ | 1.5 | _ | 2.0 | _ | ns | 6,7 |
| Chip select setup to clock high | t _{CSS} | 1.5 | _ | 1.5 | _ | 2.0 | _ | ns | 6,8 |
| Address hold from clock high | t _{AH} | 0.5 | _ | 0.5 | _ | 0.5 | _ | ns | 6 |
| Data hold from clock high | t _{DH} | 0.5 | _ | 0.5 | _ | 0.5 | _ | ns | 6 |
| Write hold from clock high | t _{WH} | 0.5 | _ | 0.5 | _ | 0.5 | _ | ns | 6,7 |
| Chip select hold from clock high | t _{CSH} | 0.5 | _ | 0.5 | _ | 0.5 | _ | ns | 6,8 |
| ADV setup to clock high | t _{ADVS} | 1.5 | _ | 1.5 | _ | 2.0 | _ | ns | 6 |
| ADSP setup to clock high | t _{ADSPS} | 1.5 | - | 1.5 | _ | 2.0 | - | ns | 6 |
| ADSC setup to clock high | t _{ADSCS} | 1.5 | _ | 1.5 | _ | 2.0 | _ | ns | 6 |
| ADV hold from clock high | t _{ADVH} | 0.5 | _ | 0.5 | _ | 0.5 | _ | ns | 6 |
| ADSP hold from clock high | t _{ADSPH} | 0.5 | _ | 0.5 | _ | 0.5 | _ | ns | 6 |
| ADSC hold from clock high | t _{ADSCH} | 0.5 | - | 0.5 | - | 0.5 | - | ns | 6 |

^{1 &}quot;Notes," on page 10



Key to switching waveform




Note: $\acute{Y} = XOR$ when $\overline{LBO} = high/no$ connect. $\acute{Y} = ADD$ when $\overline{LBO} = low$.

BW[a:b] is don't care.




Timing waveform of write cycle



Note: $\acute{Y} = XOR$ when $\overline{LBO} = high/no$ connect. $\acute{Y} = ADD$ when $\overline{LBO} = low$.



Timing waveform of read/write cycle





Note: $\acute{Y} = XOR$ when $\[\]$ when $\[\]$ by high/no connect. $\acute{Y} = ADD$ when $\[\]$ by low.



AC test conditions

- Output load: For t_{LZOE} , t_{HZOE} , t_{HZOE} , t_{HZC} , see Figure C. For all others, see Figure B.
- Input pulse level: GND to 3V. See Figure A.
- Input rise and fall time (measured at 0.3V and 2.7V): 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.





+3.3V for 3.3V I/O, +2.5V for 2.5V I/O $319\Omega / 1667\Omega$ *including scope and jig capacitance

Thevenin equivalent:

Figure A: Input waveform

Figure B: Output load (A)

Figure C: Output load (B)


Notes


- For test conditions, see AC Test Conditions, Figures A, B, and C. 1
- 2 This parameter measured with output load condition in Figure C.
- This parameter is sampled, but not 100% tested. 3
- $t_{\mbox{HZOE}}$ is less than $t_{\mbox{LZOE}}$, and $t_{\mbox{HZC}}$ is less than $t_{\mbox{LZC}}$ at any given temperature and voltage. 4
- 5 tCH measured as high above VIH, and tCL measured as low below VIL.
- This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK. All other syn-
- chronous inputs must meet the setup and hold times for all rising edges of CLK when chip is enabled.
- 7 Write refers to GWE, BWE, and BW[a:b].
- Chip select refers to $\overline{\text{CEO}}$, CE1, and $\overline{\text{CE2}}$.

Package dimensions

100-pin quad flat pack (TQFP)

| | TQFP | | | | |
|---------|---------------------------|-------|--|--|--|
| | Min | Max | | | |
| A1 | 0.05 | 0.15 | | | |
| A2 | 1.35 | 1.45 | | | |
| b | 0.22 | 0.38 | | | |
| С | 0.09 | 0.20 | | | |
| D | 13.90 | 14.10 | | | |
| E | 19.90 | 20.10 | | | |
| e | 0.65 nominal | | | | |
| Hd | 15.90 16.10 | | | | |
| Не | 21.90 | 22.10 | | | |
| L | 0.45 | 0.75 | | | |
| L1 | 1.00 nominal | | | | |
| α | 0° | 7° | | | |
| Dimensi | Dimensions in millimeters | | | | |









Ordering information

| Package | Width | -166 MHz | -133 MHz | -100 MHz | | |
|---------|-------|------------------------|------------------------|------------------------|--|--|
| TQFP | x16 | AS7C33256PFD16A-166TQC | AS7C33256PFD16A-133TQC | AS7C33256PFD16A-100TQC | | |
| TQFP | x16 | AS7C33256PFD16A-166TQI | AS7C33256PFD16A-133TQI | AS7C33256PFD16A-100TQI | | |
| TQFP | x18 | AS7C33256PFD18A-166TQC | AS7C33256PFD18A-133TQC | AS7C33256PFD18A-100TQC | | |
| TQFP | x18 | AS7C33256PFD18A-166TQI | AS7C33256PFD18A-133TQI | AS7C33256PFD18A-100TQI | | |

Part numbering guide

| AS7C | 33 | 256 | PF | S | 16/18 | A | -XXX | TQ | C/I |
|------|----|-----|----|---|-------|---|------|----|-----|
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |

1. Alliance Semiconductor SRAM prefix

2. Operating voltage: 33 = 3.3V 3. Organization: 256 = 256K

4. Pipeline or flow-through (each device works in both modes)

5.Deselect: D = dual cycle deselect6.Organization: 16 = x16, 18 = x18

7. Production version: A = first production version

8.Clock speed (MHz) 9.Package type: TQ = TQFP

10. Operating temperature: $C = \text{commercial} (0^{\circ} \text{ C to } 70^{\circ} \text{ C}), I = \text{industrial} (-40^{\circ} \text{ C to } 85^{\circ} \text{ C})$

12/2/02, v. 1.7

Alliance Semiconductor