

# MOS INTEGRATED CIRCUIT

*µ*PD44647094, 44647184, 44647364, 44647096, 44647186, 44647366

# 72M-BIT QDR<sup>™</sup> II+ SRAM 2.0 & 2.5 Cycle Read Latency 4-WORD BURST OPERATION

#### Description

The  $\mu$ PD44647094 and  $\mu$ PD44647096 are 8,388,608-word by 9-bit, the  $\mu$ PD44647184 and  $\mu$ PD44647186 are 4,194,304-word by 18-bit and the  $\mu$ PD44647364 and  $\mu$ PD44647366 are 2,097,152-word by 36-bit synchronous quad data rate static RAMs fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. The  $\mu$ PD44647xx4 is for 2.0 cycle and the  $\mu$ PD44647xx6 is for 2.5 cycle read latency. The  $\mu$ PD44647094,  $\mu$ PD44647184,  $\mu$ PD44647186,  $\mu$ PD44647364 and  $\mu$ PD44647366 integrate unique synchronous peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (K and K#) are latched on the positive edge of K and K#.

These products are suitable for application which require synchronous operation, high speed, low voltage, high density and wide bit configuration.

These products are packaged in 165-pin PLASTIC BGA.

#### **Features**

- Core (VDD) =  $1.8 \pm 0.1$  V power supply I/O (VDDQ) =  $1.5 \pm 0.1$  V power supply
- 165-pin PLASTIC BGA (15x17)
- HSTL interface
- PLL circuitry for wide output data valid window and future frequency scaling
- Separate independent read and write data ports with concurrent transactions
- 100% bus utilization DDR READ and WRITE operation
- Four-tick burst for reduced address frequency
- Two input clocks (K and K#) for precise DDR timing at clock rising edges only
- Two Echo clocks (CQ and CQ#)
- Data Valid pin (QVLD) supported
- Read latency: 2.0 & 2.5 clock cycles (Not selectable by user)
- Internally self-timed write control
- Clock-stop capability. Normal operation is restored in 2,048 cycles after clock is resumed.
- $\bullet$  User programmable impedance output (35 to 70  $\Omega)$
- Fast clock cycle time : 2.66 ns (375 MHz) for 2.0 cycle read latency,

2.5 ns (400 MHz) for 2.5 cycle read latency

- Simple control logic for easy depth expansion
- JTAG 1149.1 compatible test access port

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.



# **Ordering Information**

#### 2.0 Cycle Read Latency

Part number	Cycle	Clock	Organization	Core Supply	I/O	Package
	Time	Frequency	(word x bit)	Voltage	Interface	
	ns	MHz		V		
μPD44647094F5-E27-FQ1	2.66	375	8M x 9-bit	1.8 ± 0.1	HSTL	165-pin PLASTIC
μPD44647094F5-E30-FQ1	3.0	333				BGA (15x17)
μPD44647094F5-E33-FQ1	3.3	300				
μPD44647184F5-E27-FQ1	2.66	375	4M x 18-bit			
μPD44647184F5-E30-FQ1	3.0	333				
μPD44647184F5-E33-FQ1	3.3	300				
μPD44647364F5-E27-FQ1	2.66	375	2M x 36-bit			
μPD44647364F5-E30-FQ1	3.0	333				
μPD44647364F5-E33-FQ1	3.3	300				
μPD44647094F5-E27-FQ1-A	2.66	375	8M x 9-bit	1.8 ± 0.1	HSTL	165-pin PLASTIC
μPD44647094F5-E30-FQ1-A	3.0	333				BGA (15x17)
μPD44647094F5-E33-FQ1-A	3.3	300				Lead-free
μPD44647184F5-E27-FQ1-A	2.66	375	4M x 18-bit			
μPD44647184F5-E30-FQ1-A	3.0	333				
μPD44647184F5-E33-FQ1-A	3.3	300				
μPD44647364F5-E27-FQ1-A	2.66	375	2M x 36-bit			
μPD44647364F5-E30-FQ1-A	3.0	333				
μPD44647364F5-E33-FQ1-A	3.3	300				

**Remark** Products with -A at the end of the part number are lead-free products.

#### 2.5 Cycle Read Latency

Part number	Cycle	Clock	Organization	Core Supply	I/O	Package
	Time	Frequency	(word x bit)	Voltage	Interface	
	ns	MHz		V		
μPD44647096F5-E25-FQ1	2.5	400	8M x 9-bit	1.8 ± 0.1	HSTL	165-pin PLASTIC
μPD44647096F5-E27-FQ1	2.66	375				BGA (15x17)
μPD44647096F5-E30-FQ1	3.0	333				
μPD44647096F5-E33-FQ1	3.3	300				
μPD44647186F5-E25-FQ1	2.5	400	4M x 18-bit			
μPD44647186F5-E27-FQ1	2.66	375				
μPD44647186F5-E30-FQ1	3.0	333				
μPD44647186F5-E33-FQ1	3.3	300				
μPD44647366F5-E25-FQ1	2.5	400	2M x 36-bit			
μPD44647366F5-E27-FQ1	2.66	375				
μPD44647366F5-E30-FQ1	3.0	333				
μPD44647366F5-E33-FQ1	3.3	300				
μPD44647096F5-E25-FQ1-A	2.5	400	8M x 9-bit	1.8 ± 0.1	HSTL	165-pin PLASTIC
μPD44647096F5-E27-FQ1-A	2.66	375				BGA (15x17)
μPD44647096F5-E30-FQ1-A	3.0	333				Lead-free
μPD44647096F5-E33-FQ1-A	3.3	300				
μPD44647186F5-E25-FQ1-A	2.5	400	4M x 18-bit			
μPD44647186F5-E27-FQ1-A	2.66	375				
μPD44647186F5-E30-FQ1-A	3.0	333				
μPD44647186F5-E33-FQ1-A	3.3	300				
μPD44647366F5-E25-FQ1-A	2.5	400	2M x 36-bit			
μPD44647366F5-E27-FQ1-A	2.66	375				
μPD44647366F5-E30-FQ1-A	3.0	333				
μPD44647366F5-E33-FQ1-A	3.3	300				

**Remarks** Products with -A at the end of the part number are lead-free products.

# Feature Differences between QDR II and QDR II+

Features	QDR II	QDR II+	Note
Frequency (DLL/PLL ON)	120 MHz to 300 MHz	300 MHz to 400 MHz	
Organization	x8 / x9 / x18 / x36	x9 / x18 / x36	
VDD	1.8 ± 0.1 V	1.8 ± 0.1 V	
VDDQ	1.8 ± 0.1 V or 1.5 ± 0.1 V	1.5 ± 0.1 V	
Read Latency (RL)	1.5 clocks	2.0 & 2.5 clocks	1
Input Clocks (K, K#)	Single Ended (K, K#)	Single Ended (K, K#)	
Output Clocks (C, C#)	Yes	No	
Echo Clock Number (CQ, CQ#)	1 Pair	1 Pair	2
Package	165 (11x15) pin PLASTIC BGA	165 (11x15) pin PLASTIC BGA	
Individual Byte Write (BWx#)	Yes	Yes	
QVLD	No	Yes	3

Notes 1. QDR II+ read latency is not user selectable. Offered as two different devices.

- 2. Echo Clocks are single-ended inputs.
- 3. Edge aligned with Echo Clocks



#### **Pin Configurations**

# 165-pin PLASTIC BGA (15x17) (Top View) [μPD44647094], [μPD44647096] 8M x 9-bit

_	1	2	3	4	5	6	7	8	9	10	11
Α	CQ#	A	A	W#	NC	K#	NC/144M	R#	A	Α	CQ
В	NC	NC	NC	Α	NC/288M	K	BW0#	Α	NC	NC	Q4
С	NC	NC	NC	Vss	Α	NC	Α	<b>V</b> ss	NC	NC	D4
D	NC	D5	NC	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
Е	NC	NC	Q5	<b>V</b> DD <b>Q</b>	Vss	Vss	Vss	VDDQ	NC	D3	Q3
F	NC	NC	NC	<b>V</b> DD <b>Q</b>	V <sub>DD</sub>	Vss	V <sub>DD</sub>	VDDQ	NC	NC	NC
G	NC	D6	Q6	<b>V</b> DD <b>Q</b>	V <sub>DD</sub>	Vss	V <sub>DD</sub>	VDDQ	NC	NC	NC
н	DLL#	VREF	VDDQ	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	NC	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	Q2	D2
κ	NC	NC	NC	VDDQ	V <sub>DD</sub>	Vss	V <sub>DD</sub>	VDDQ	NC	NC	NC
L	NC	Q7	D7	<b>V</b> DD <b>Q</b>	Vss	Vss	Vss	VDDQ	NC	NC	Q1
М	NC	NC	NC	Vss	Vss	Vss	Vss	Vss	NC	NC	D1
N	NC	D8	NC	Vss	Α	Α	Α	Vss	NC	NC	NC
Р	NC	NC	Q8	Α	Α	QVLD	Α	A	NC	D0	Q0
R	TDO	тск	Α	Α	Α	NC	Α	Α	Α	TMS	TDI

Α : Address inputs **TMS** : IEEE 1149.1 Test input D0 to D8 : Data inputs TDI : IEEE 1149.1 Test input Q0 to Q8 TCK : IEEE 1149.1 Clock input : Data outputs R# TDO : IEEE 1149.1 Test output : Read input W# : Write input : HSTL input reference input  $V_{\mathsf{REF}}$ 

BW0# : Byte Write data select  $V_{DD}$  : Power Supply K, K# : Input clock  $V_{DD}Q$  : Power Supply CQ, CQ# : Echo clock  $V_{SS}$  : Ground

ZQ : Output impedance matching NC : No connection

DLL# : DLL/PLL disable NC/xxM : Expansion address for xxMb

QVLD : Q Valid output

## Remarks 1. $\times\!\times\!$ # indicates active LOW signal.

- 2. Refer to Package Drawing for the index mark.
- 3. 7A and 5B are expansion addresses: 7A for 144Mb and 5B for 288Mb.

# 165-pin PLASTIC BGA (15x17) (Top View) [μPD44647184], [μPD44647186] 4M x 18-bit

_	1	2	3	4	5	6	7	8	9	10	11
Α	CQ#	NC/144M	Α	W#	BW1#	K#	NC/288M	R#	Α	Α	CQ
В	NC	Q9	D9	Α	NC	K	BW0#	Α	NC	NC	Q8
С	NC	NC	D10	Vss	Α	NC	Α	Vss	NC	Q7	D8
D	NC	D11	Q10	Vss	Vss	Vss	Vss	Vss	NC	NC	D7
E	NC	NC	Q11	<b>V</b> DD <b>Q</b>	Vss	Vss	Vss	VDDQ	NC	D6	Q6
F	NC	Q12	D12	<b>V</b> DD <b>Q</b>	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	NC	Q5
G	NC	D13	Q13	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	NC	D5
н	DLL#	VREF	V <sub>DD</sub> Q	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	D14	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	NC	Q4	D4
K	NC	NC	Q14	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	V <sub>DD</sub> Q	NC	D3	Q3
L	NC	Q15	D15	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	Q2
М	NC	NC	D16	Vss	Vss	Vss	Vss	Vss	NC	Q1	D2
N	NC	D17	Q16	Vss	Α	Α	Α	Vss	NC	NC	D1
Р	NC	NC	Q17	Α	Α	QVLD	Α	Α	NC	D0	Q0
R	TDO	тск	Α	Α	Α	NC	Α	Α	Α	TMS	TDI

: Address inputs **TMS** : IEEE 1149.1 Test input D0 to D17 : Data inputs TDI : IEEE 1149.1 Test input Q0 to Q17 : Data outputs **TCK** : IEEE 1149.1 Clock input R# TDO : IEEE 1149.1 Test output : Read input : HSTL input reference input W# : Write input  $V_{\mathsf{REF}}$ 

BW0#, BW1# : Byte Write data select VDD : Power Supply K, K# : Input clock VDDQ : Power Supply CQ, CQ# : Echo clock Vss : Ground

ZQ : Output impedance matching NC : No connection

DLL# : DLL/PLL disable NC/xxM : Expansion address for xxMb

QVLD : Q Valid output

#### **Remarks 1.** xxx# indicates active LOW signal.

- 2. Refer to Package Drawing for the index mark.
- 3. 2A and 7A are expansion addresses: 2A for 144Mb and 7A for 288Mb.

# 165-pin PLASTIC BGA (15x17) (Top View) [μΡD44647364], [μΡD44647366] 2M x 36-bit

_	1	2	3	4	5	6	7	8	9	10	11
Α	CQ#	NC/288M	Α	W#	BW2#	K#	BW1#	R#	Α	NC/144M	CQ
В	Q27	Q18	D18	Α	BW3#	K	BW0#	Α	D17	Q17	Q8
С	D27	Q28	D19	Vss	Α	NC	Α	Vss	D16	Q7	D8
D	D28	D20	Q19	Vss	Vss	Vss	Vss	Vss	Q16	D15	D7
Е	Q29	D29	Q20	VDDQ	Vss	Vss	Vss	VDDQ	Q15	D6	Q6
F	Q30	Q21	D21	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	D14	Q14	Q5
G	D30	D22	Q22	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	Q13	D13	D5
н	DLL#	VREF	$V_{DD}Q$	VDDQ	<b>V</b> <sub>DD</sub>	Vss	<b>V</b> DD	VDDQ	VDDQ	VREF	ZQ
J	D31	Q31	D23	VDDQ	<b>V</b> <sub>DD</sub>	Vss	<b>V</b> DD	VDDQ	D12	Q4	D4
Κ	Q32	D32	Q23	VDDQ	<b>V</b> DD	Vss	<b>V</b> DD	VDDQ	Q12	D3	Q3
L	Q33	Q24	D24	VDDQ	Vss	Vss	Vss	VDDQ	D11	Q11	Q2
М	D33	Q34	D25	Vss	Vss	Vss	Vss	Vss	D10	Q1	D2
N	D34	D26	Q25	Vss	Α	Α	Α	Vss	Q10	D9	D1
Р	Q35	D35	Q26	Α	A	QVLD	A	A	Q9	D0	Q0
R	TDO	TCK	Α	Α	Α	NC	Α	Α	Α	TMS	TDI

Α : Address inputs **TMS** : IEEE 1149.1 Test input D0 to D35 : Data inputs TDI : IEEE 1149.1 Test input Q0 to Q35 : Data outputs **TCK** : IEEE 1149.1 Clock input R# : Read input TDO : IEEE 1149.1 Test output W# : Write input  $V_{\mathsf{REF}}$ : HSTL input reference input

BW0# to BW3# : Byte Write data select  $V_{DD}$ : Power Supply K, K# : Input clock  $V_{DD}Q$ : Power Supply CQ, CQ# : Echo clock Vss : Ground : Output impedance matching ZQ NC : No connection

DLL# : DLL/PLL disable NC/xxM : Expansion address for xxMb

QVLD : Q Valid output

#### Remarks 1. xxx# indicates active LOW signal.

2. Refer to Package Drawing for the index mark.

3. 2A and 10A are expansion addresses: 10A for 144Mb and 2A for 288Mb.




#### Pin Identification


Symbol	Description
Α	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of K. All transactions operate on a burst of four words (two clock periods of bus activity). These inputs are ignored when device is deselected, i.e., NOP (R# = W# = HIGH).
D0 to Dxx	Synchronous Data Inputs: Input data must meet setup and hold times around the rising edges of K and K# during WRITE operations. See <b>Pin Configurations</b> for ball site location of individual signals. x9 device uses D0 to D8. x18 device uses D0 to D17. x36 device uses D0 to D35.
Q0 to Qxx	Synchronous Data Outputs: Output data is synchronized to the respective K and K# rising edges. Data is output in synchronization with K and K#, depending on the R# command. See <b>Pin Configurations</b> for ball site location of individual signals.  x9 device uses Q0 to Q8.  x18 device uses Q0 to Q17.  x36 device uses Q0 to Q35.
R#	Synchronous Read: When LOW this input causes the address inputs to be registered and a READ cycle to be initiated. This input must meet setup and hold times around the rising edge of K. If a READ command (R# = LOW) is input, an input of R# on the subsequent rising edge of K is ignored.
W#	Synchronous Write: When LOW this input causes the address inputs to be registered and a WRITE cycle to be initiated. This input must meet setup and hold times around the rising edge of K. If a WRITE command (W# = LOW) is input, an input of W# on the subsequent rising edge of K is ignored.
BWx#	Synchronous Byte Writes: When LOW these inputs cause their respective byte to be registered and written during WRITE cycles. These signals must meet setup and hold times around the rising edges of K and K# for each of the two rising edges comprising the WRITE cycle. See Pin Configurations for signal to data relationships.  x9 device uses BW0#.  x18 device uses BW0#, BW1#.  x36 device uses BW0# to BW3#.  See Byte Write Operation for relation between BWx#, and Dxx.
K, K#	Input Clock: This input clock pair registers address and control inputs on the rising edge of K, and registers data on the rising edge of K and the rising edge of K#. K# is ideally 180 degrees out of phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges.
CQ, CQ#	Synchronous Echo Clock Outputs. The rising edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals run freely and do not stop when Q tristates. If K and K# are stopped, CQ and CQ# will also stop.
ZQ	Output Impedance Matching Input: This input is used to tune the device outputs to the system data bus impedance. Q, CQ, CQ# and QVLD output impedance are set to 0.2 x RQ, where RQ is a resistor from this bump to ground. The output impedance can be minimized by directly connect ZQ to VDDQ. This pin cannot be connected directly to GND or left unconnected. The output impedance is adjusted every 1,024 cycles upon power-up to account for drifts in supply voltage and temperature. After replacement for a resistor, the new output impedance is reset by implementing power-on sequence.
DLL#	DLL/PLL Disable: When DLL# is LOW, the operation can be performed at a clock frequency slower than TKHKH (MAX.) without the DLL/PLL circuit being used. The AC/DC characteristics cannot be guaranteed. For normal operation, DLL# must be HIGH and it can be connected to $V_{DD}Q$ through a 10 $k\Omega$ or less resistor.
QVLD	Q valid Output: The Q Valid indicates valid output data. QVLD is edge aligned with CQ and CQ#.
TMS	IEEE 1149.1 Test Inputs: 1.8 V I/O level. These balls may be left Not Connected if the JTAG function is not
TDI	used in the circuit.
TCK	IEEE 1149.1 Clock Input: 1.8 V I/O level. This pin must be tied to Vss if the JTAG function is not used in the circuit.
TDO	IEEE 1149.1 Test Output: 1.8 V I/O level.
VREF	HSTL Input Reference Voltage: Nominally VDDQ/2. Provides a reference voltage for the input buffers.
VDD	Power Supply: 1.8 V nominal. See <b>Recommended DC Operating Conditions</b> and <b>DC Characteristics</b> for range.
VddQ	Power Supply: Isolated Output Buffer Supply. Nominally 1.5 V. See <b>Recommended DC Operating Conditions</b> and <b>DC Characteristics for range.</b>
Vss	Power Supply: Ground
NC	No Connect: These signals are not connected internally.

#### **Block Diagram**


#### [µPD44647094], [µPD44647096]



#### [µPD44647184], [µPD44647186]



#### [µPD44647364], [µPD44647366]



#### Power-On Sequence in QDR II+ SRAM

QDR II+ SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations. The following timing charts show the recommended power-on sequence.

The following power-up supply voltage application is recommended: Vss, Vdd, VddQ, VREF, then Vin. Vdd and VddQ can be applied simultaneously, as long as VddQ does not exceed Vdd by more than 0.5 V during power-up. The following power-down supply voltage removal sequence is recommended: Vin, VREF, VddQ, Vdd, Vss. Vdd and VddQ can be removed simultaneously, as long as VddQ does not exceed Vdd by more than 0.5 V during power-down.

#### **Power-On Sequence**

Apply power and tie DLL# to HIGH.


- Apply VDD before VDDQ.
- Apply VDDQ before VREF or at the same time as VREF.

Provide stable clock for more than 2,048 cycles to lock the DLL/PLL.

#### **DLL/PLL Constraints**

The DLL/PLL uses K clock as its synchronizing input and the input should have low phase jitter which is specified as TKC var. The DLL/PLL can cover 120 MHz as the lowest frequency. If the input clock is unstable and the DLL/PLL is enabled, then the DLL/PLL may lock onto an undesired clock frequency.

#### **Power-On Waveforms**





**Truth Table** 

# 2.0 Cycle Read Latency

#### [\(\mu\)PD44647094], [\(\mu\)PD44647184], [\(\mu\)PD44647364]

Operation	CLK	R#	W#		D or Q				
WRITE cycle	$L \rightarrow H$	Н	L	Data in					
Load address, input write data on two					Input data	D <sub>A</sub> (A+0)	D <sub>A</sub> (A+1)	D <sub>A</sub> (A+2)	D <sub>A</sub> (A+3)
consecutive K and K# rising edge					Input clock	K(t+1) ↑	K#(t+1) ↑	K(t+2) ↑	K#(t+2) ↑
READ cycle	$L \rightarrow H$	L	Х	Data out					
Load address, read data on two					Output data	Q <sub>A</sub> (A+0)	Q <sub>A</sub> (A+1)	Q <sub>A</sub> (A+2)	Q <sub>A</sub> (A+3)
consecutive K and K# rising edge					Output clock	K(t+2) ↑	K#(t+2) ↑	K(t+3) ↑	K#(t+3) ↑
NOP (No operation)	$L \rightarrow H$	Ι	Н	D = X, Q	= High-Z				
Clock stop	Stopped	Х	Х	Previous	state				

#### 2.5 Cycle Read Latency

#### [\(\mu\)PD44647096], [\(\mu\)PD44647186], [\(\mu\)PD44647366]

Operation	CLK	R#	W#		D or Q				
WRITE cycle	$L \rightarrow H$	Н	L	Data in					
Load address, input write data on two					Input data	D <sub>A</sub> (A+0)	D <sub>A</sub> (A+1)	D <sub>A</sub> (A+2)	D <sub>A</sub> (A+3)
consecutive K and K# rising edge					Input clock	K(t+1) ↑	K#(t+1) ↑	K(t+2) ↑	K#(t+2) ↑
READ cycle	$L\toH$	L	Х	Data out					
Load address, read data on two					Output data	Q <sub>A</sub> (A+0)	Q <sub>A</sub> (A+1)	Q <sub>A</sub> (A+2)	Q <sub>A</sub> (A+3)
consecutive K and K# rising edge					Output clock	K#(t+2) ↑	K(t+3) ↑	K#(t+3) ↑	K(t+4) ↑
NOP (No operation)	$L\toH$	Н	Н	D = X, Q	= High-Z				
Clock stop	Stopped	Х	Х	Previous	state				

**Remarks** Remarks listed below are for both products with 2.0 and 2.5 Cycle Read Latency.

- **1.** H: HIGH, L: LOW, ×: don't care, ↑: rising edge.
- 2. Data inputs are registered at K and K# rising edges. Data outputs are delivered at K and K# rising edges.
- 3. R# and W# must meet setup/hold times around the rising edge (LOW to HIGH) of K and are registered at the rising edge of K.
- 4. This device contains circuitry that ensure the outputs to be in high impedance during power-up.
- **5.** Refer to state diagram and timing diagrams for clarification.
- **6.** It is recommended that K = K# when clock is stopped. This is not essential but permits most rapid restart by overcoming transmission line charging symmetrically.
- 7. If R# was LOW to initiate the previous cycle, this signal becomes a don't care for this WRITE operation however it is strongly recommended that this signal is brought HIGH as shown in the truth table.
- **8.** W# during write cycle and R# during read cycle were HIGH on previous K clock rising edge. Initiating consecutive READ or WRITE operations on consecutive K clock rising edges is not permitted. The device will ignore the second request.

#### **Byte Write Operation**

### [µPD44647094], [µPD44647096]

Operation	K	K#	BW0#
Write D0 to D8	$L \rightarrow H$	_	0
	_	$L \rightarrow H$	0
Write nothing	$L \rightarrow H$	_	1
	_	$L \rightarrow H$	1

**Remarks 1.** H : HIGH, L : LOW,  $\rightarrow$  : rising edge.

**2.** Assumes a WRITE cycle was initiated. BW0# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

#### [\(\mu\)PD44647184], [\(\mu\)PD44647186]

Operation	K	K#	BW0#	BW1#
Write D0 to D17	$L \rightarrow H$	_	0	0
	_	$L \rightarrow H$	0	0
Write D0 to D8	$L \rightarrow H$	_	0	1
	_	$L \rightarrow H$	0	1
Write D9 to D17	$L \rightarrow H$	_	1	0
	_	$L \rightarrow H$	1	0
Write nothing	$L \rightarrow H$	-	1	1
	_	$L \rightarrow H$	1	1

**Remarks 1.** H : HIGH, L : LOW,  $\rightarrow$  : rising edge.

2. Assumes a WRITE cycle was initiated. BW0# and BW1# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.


#### [\(\mu\)PD44647364], [\(\mu\)PD44647366]

Operation	K	K#	BW0#	BW1#	BW2#	BW3#
Write D0 to D35	$L \rightarrow H$	_	0	0	0	0
	_	$L \rightarrow H$	0	0	0	0
Write D0 to D8	$L \rightarrow H$	_	0	1	1	1
	_	$L \rightarrow H$	0	1	1	1
Write D9 to D17	$L \rightarrow H$	_	1	0	1	1
	_	$L \rightarrow H$	1	0	1	1
Write D18 to D26	$L \rightarrow H$	_	1	1	0	1
	_	$L \rightarrow H$	1	1	0	1
Write D27 to D35	$L \rightarrow H$	_	1	1	1	0
	_	$L \rightarrow H$	1	1	1	0
Write nothing	$L \rightarrow H$	_	1	1	1	1
	_	$L \rightarrow H$	1	1	1	1

**Remarks 1.** H : HIGH, L : LOW,  $\rightarrow$  : rising edge.

2. Assumes a WRITE cycle was initiated. BW0# to BW3# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

#### **Bus Cycle State Diagram**



**Remarks 1.** The address is concatenated with two additional internal LSBs to facilitate burst operation. The address order is always fixed as: xxx...xxx+0, xxx...xxx+1, xxx...xxx+2, xxx...xxx+3. Bus cycle is terminated at the end of this sequence (burst count = 4).

- Read and write state machines can be active simultaneously.Read and write cannot be simultaneously initiated. Read takes precedence.
- 3. State machine control timing is controlled by K.

#### **Electrical Specifications**

#### **Absolute Maximum Ratings**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	VDD		-0.5		+2.5	V
Output supply voltage	VDDQ		-0.5		VDD	V
Input voltage	Vin		-0.5		VDD + 0.5 (2.5 V MAX.)	V
Input / Output voltage	VI/O		-0.5		VDDQ + 0.5 (2.5 V MAX.)	V
Operating ambient temperature	TA		0		70	°C
Storage temperature	Tstg		<b>–</b> 55		+125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

#### Recommended DC Operating Conditions (T<sub>A</sub> = 0 to 70°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Supply voltage	VDD		1.7	1.8	1.9	V	
Output supply voltage	VDDQ		1.4	1.5	1.6	V	1
Input HIGH voltage	VIH (DC)		VREF + 0.1		V <sub>DD</sub> Q + 0.30	V	1, 2
Input LOW voltage	VIL (DC)		-0.30		VREF - 0.1	V	1, 2
Clock input voltage	Vin		-0.30		V <sub>DD</sub> Q + 0.30	V	1, 2
Reference voltage	VREF		0.68	0.75	0.85	V	

Notes 1. During normal operation, VDDQ must not exceed VDD.

2. Power-up:  $V_{IH} \le V_{DD}Q + 0.3 \text{ V}$  and  $V_{DD} \le 1.7 \text{ V}$  and  $V_{DD}Q \le 1.4 \text{ V}$  for  $t \le 200 \text{ ms}$ 

#### Recommended AC Operating Conditions (T<sub>A</sub> = 0 to 70°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Input HIGH voltage	VIH (AC)		VREF + 0.2		-	V	1
Input LOW voltage	VIL (AC)		-		VREF - 0.2	٧	1

Note 1. Overshoot:  $V_{IH (AC)} \le V_{DD} + 0.7 \text{ V } (2.5 \text{ V MAX.}) \text{ for } t \le TKHKH/2$ 

Undershoot: VIL (AC)  $\geq -0.5$  V for  $t \leq TKHKH/2$ 

Control input signals may not have pulse widths less than TKHKL (MIN.) or operate at cycle rates less than TKHKH (MIN.).

DC Characteristics (T<sub>A</sub> = 0 to  $70^{\circ}$ C, V<sub>DD</sub> =  $1.8 \pm 0.1 \text{ V}$ )

Parameter	Symbol	Test condition			MIN.	TYP.	ľ	MAX	•	Unit	Note
							x9	x18	x36		
Input leakage current	lu				-2	-		+2		μΑ	
I/O leakage current	ILO				-2	_		+2		μΑ	
Operating supply current	IDD	VIN ≤ VIL	100% read cycles	-E25 Note1				TBD		mA	
(Read Write cycle)		or Vin ≥ ViH,	and 100% write cycles	-E27			,	TBD			
		II/O = 0 mA	, , , , , , , , , , , , , , , , , , , ,	-E30			,	TBD			
		Cycle = MAX.		-E33			,	TBD			
			50% read cycles				,	TBD		mA	
			and 50% write cycles	-E27			,	TBD			
				-E30			,	TBD			
				-E33			,	TBD			
Standby supply current	ISB1	VIN ≤ VIL or VII	N ≥ VIH,	-E25 Note1			,	TBD		mA	
(NOP)		II/O = 0 mA		-E27			,	TBD			
				-E30			,	TBD			
				-E33			,	TBD			
Output HIGH voltage	VOH(Low)	Iон  ≤ 0.1 mA			VDDQ - 0.2	1	,	VddQ		V	4,5
	Vон	Note2			VDDQ/2-0.12	ı	VDD	Q/2+(	).12		4,5
Output LOW voltage	VOL(Low)	IoL ≤ 0.1 mA			Vss	ı		0.2		V	4,5
	Vol	Note3			VDDQ/2-0.12	_	VDD	Q/2+0	0.12		4,5

Notes 1. -E25 is valid for 2.5 Cycle Read Latency products.

- **2.** Outputs are impedance-controlled. | IoH | =  $(VDDQ/2)/(RQ/5) \pm 15\%$  for values of 175  $\Omega \le RQ \le 350 \Omega$ .
- 3. Outputs are impedance-controlled. IoL =  $(VDDQ/2)/(RQ/5) \pm 15\%$  for values of 175  $\Omega \le RQ \le 350 \Omega$ .
- 4. AC load current is higher than the shown DC values.
- 5. HSTL outputs meet JEDEC HSTL Class I standards.

#### Capacitance (T<sub>A</sub> = 25°C, f = 1 MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance (Address, Control)	Cin	VIN = 0 V			4	pF
Input / Output capacitance	CI/O	VI/O = 0 V			5	pF
(D, Q, CQ, CQ#, QVLD)						
Clock Input capacitance	Cclk	Vclk = 0 V			4	pF

Remark These parameters are periodically sampled and not 100% tested.

#### **Thermal Resistance**


Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Thermal resistance (junction – ambient)	heta j-a			TBD		°C/W
Thermal resistance (junction – case)	heta j-c			TBD		°C/W

**Remark** These parameters are simulated under the condition of air flow velocity = 1 m/s.


AC Characteristics (T<sub>A</sub> = 0 to  $70^{\circ}$ C, V<sub>DD</sub> =  $1.8 \pm 0.1 \text{ V}$ )

AC Test Conditions (V<sub>DD</sub> =  $1.8 \pm 0.1 \text{ V}$ , V<sub>DD</sub>Q =  $1.5 \pm 0.1 \text{ V}$ )

Input waveform (Rise / Fall time ≤ 0.3 ns)




### **Output waveform**



#### **Output load condition**

Figure 1. External load at test




#### **Read and Write Cycle**

Parameter	Symbol	-E25			27		30		33	Unit	Note
		(400		(375		(333		(300	,		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Clock		ı	ı	1		1	ı			1	
Average Clock cycle time (K, K#)	TKHKH	2.5	3.25	2.66	3.46	3.0	3.9	3.3	4.2	ns	2
Clock phase jitter (K, K#)	TKC var	_	0.20	_	0.20	_	0.20	_	0.20	ns	3
Clock HIGH time (K, K#)	TKHKL	0.4	_	0.4	-	0.4	-	0.4	-	TKHKH	
Clock LOW time (K, K#)	TKLKH	0.4	-	0.4	_	0.4	_	0.4	_	TKHKH	
Clock HIGH to Clock# HIGH $(K \rightarrow K\#)$	TKHK#H	1.06	-	1.13	ı	1.28	-	1.40	ı	ns	
Clock# HIGH to Clock HIGH (K# $\rightarrow$ K)	TK#HKH	1.06	-	1.13	-	1.28	-	1.40	-	ns	
DLL/PLL lock time (K)	TKC lock	2,048	_	2,048	-	2,048	_	2,048	_	Cycle	4
K static to DLL/PLL reset	TKC reset	30	_	30	_	30	_	30	_	ns	5
		•	•				•				
Output Times											
CQ HIGH to CQ# HIGH (CQ → CQ#)	TCQHCQ#H	0.9	_	0.98	_	1.15	_	1.3		ns	6
CQ# HIGH to CQ HIGH (CQ# → CQ)	TCQ#HCQH	0.9	_	0.98	_	1.15	_	1.3	_	ns	6
K, K# HIGH to output valid	TKHQV	_	0.45	_	0.45	_	0.45	_	0.45	ns	
K, K# HIGH to output hold	TKHQX	- 0.45	_	- 0.45	_	- 0.45	_	- 0.45	_	ns	
K, K# HIGH to echo clock valid	TKHCQV	_	0.45	_	0.45	_	0.45	_	0.45	ns	
K, K# HIGH to echo clock hold	TKHCQX	- 0.45	_	- 0.45	_	- 0.45	_	- 0.45	_	ns	
CQ, CQ# HIGH to output valid	TCQHQV	_	0.20	_	0.20	_	0.20	_	0.20	ns	7
CQ, CQ# HIGH to output hold	TCQHQX	- 0.20	_	- 0.20	_	- 0.20	_	- 0.20	_	ns	7
K HIGH to output High-Z	TKHQZ	_	0.45	_	0.45	_	0.45	_	0.45	ns	
K HIGH to output Low-Z	TKHQX1	- 0.45	_	- 0.45	_	- 0.45	_	- 0.45	_	ns	
CQ, CQ# HIGH to QVLD valid	TCQHQVLD	- 0.20	0.20	- 0.20	0.20	- 0.20	- 0.20	- 0.20	0.20	ns	
,											
Setup Times	1										
Address valid to K rising edge	TAVKH	0.4	_	0.4	_	0.4	_	0.4	_	ns	8
Control inputs (R#, W#) valid to K rising edge	TIVKH	0.4	-	0.4	-	0.4	-	0.4	-	ns	8
Data inputs and write data select inputs (BWx#) valid to K, K# rising edge	TDVKH	0.28	-	0.28	-	0.28	-	0.28	-	ns	8
	•			•		•					
Hold Times	<u> </u>										
K rising edge to address hold	TKHAX	0.4	-	0.4	_	0.4	-	0.4	_	ns	8
K rising edge to control inputs (R#, W#) hold	TKHIX	0.4	-	0.4	1	0.4	-	0.4	I	ns	8
K, K# rising edge to data inputs and write data select inputs (BWx#) hold	TKHDX	0.28	-	0.28	-	0.28	-	0.28	-	ns	8

Notes 1. -E25 is valid for 2.5 Cycle Read Latency products.

- 2. When debugging the system or board, these products can operate at a clock frequency slower than TKHKH (MAX.) without the DLL/PLL circuit being used, if DLL# = LOW. Read latency (RL) is changed to 1.0 clock regardless of RL = 2.0 and 2.5 clock products in this operation. The AC/DC characteristics cannot be guaranteed, however.
- **3.** Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge. TKC var (MAX.) indicates a peak-to-peak value.
- 4. VDD slew rate must be less than 0.1 V DC per 50 ns for DLL/PLL lock retention.
  DLL/PLL lock time begins once VDD and input clock are stable.
  It is recommended that the device is kept NOP (R# = W# = HIGH) during these cycles.

5. K input is monitored for this operation. See below for the timing.



- 6. Guaranteed by design.
- 7. Echo clock is very tightly controlled to data valid / data hold. By design, there is a  $\pm$  0.1 ns variation from echo clock to data. The data sheet parameters reflect tester guardbands and test setup variations.
- **8.** This is a synchronous device. All addresses, data and control lines must meet the specified setup and hold times for all latching clock edges.


#### Remarks 1. This parameter is sampled.

- **2.** Test conditions as specified with the output loading as shown in AC Test Conditions unless otherwise noted.
- 3. Control input signals may not be operated with pulse widths less than TKHKL (MIN.).
- 4. VDDQ is 1.5 V DC.

#### **Read and Write Timing**

# 2.0 Cycle Read Latency

#### [\(\mu\)PD44647094], [\(\mu\)PD44647184], [\(\mu\)PD44647364]




**Remarks 1.** Q00 refers to output from address A0+0.

Q01 refers to output from the next internal burst address following A0,i.e.,A0+1.

- 2. Outputs are disabled (high impedance) 4.0 clocks after the last READ (R# = LOW) is input in the sequences of [READ]-[NOP]-[NOP], [READ]-[WRITE]-[NOP] and [READ]-[NOP]-[WRITE].
- **3.** In this example, if address A2 = A1, data Q20 = D10, Q21 = D11, Q22 = D12 and Q23 = D13. Write data is forwarded immediately as read results. This remark applies to whole diagram.

#### 2.5 Cycle Read Latency

#### [\(\mu\)PD44647096], [\(\mu\)PD44647186], [\(\mu\)PD44647366]




Remarks 1. Q00 refers to output from address A0+0.

Q01 refers to output from the next internal burst address following A0,i.e.,A0+1.

- 2. Outputs are disabled (high impedance) 4.5 clocks after the last READ (R# = LOW) is input in the sequences of [READ]-[NOP]-[NOP], [READ]-[WRITE]-[NOP] and [READ]-[NOP]-[WRITE].
- **3.** In this example, if address A2 = A1, data Q20 = D10, Q21 = D11, Q22 = D12 and Q23 = D13. Write data is forwarded immediately as read results. This remark applies to the whole diagram.

#### **Application Example**



Remark AC specifications are defined at the condition of SRAM outputs, CQ, CQ#, QVLD and Q with termination.

#### **JTAG Specification**

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

#### **Test Access Port (TAP) Pins**

Pin name	Pin assignments	Description
TCK	2R	Test Clock Input. All input are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	10R	Test Mode Select. This is the command input for the TAP controller state machine.
TDI	11R	Test Data Input. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction.
TDO	1R	Test Data Output. This is the output side of the serial registers placed between TDI and TDO. Output changes in response to the falling edge of TCK.

**Remark** The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held HIGH for five rising edges of TCK. The TAP controller state is also reset on the SRAM POWER-UP.

JTAG DC Characteristics (T<sub>A</sub> = 0 to 70°C, V<sub>DD</sub> = 1.8 ± 0.1 V, unless otherwise noted)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
JTAG Input leakage current	lц	$0 \text{ V} \leq V_{IN} \leq V_{DD}$	-5.0	_	+5.0	μΑ
JTAG I/O leakage current	llo	$0 \text{ V} \leq V_{IN} \leq V_{DD}Q,$	-5.0	_	+5.0	μΑ
		Outputs disabled				
JTAG input HIGH voltage	ViH		1.3	_	VDD+0.3	V
JTAG input LOW voltage	VIL		-0.3	_	+0.5	V
JTAG output HIGH voltage	Voн1	Ioнc   = 100 μA	1.6	_	_	V
	Voh2	Іонт   = 2 mA	1.4	_	_	V
JTAG output LOW voltage	VOL1	IoLC = 100 μA	-	_	0.2	V
	VOL2	IOLT = 2 mA	-	_	0.4	V

#### **JTAG AC Test Conditions**

#### Input waveform (Rise / Fall time ≤ 1 ns)




#### **Output waveform**



#### **Output load**


Figure 2. External load at test



# JTAG AC Characteristics (T<sub>A</sub> = 0 to 70°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Clock						
Clock cycle time	tтнтн		50	_	-	ns
Clock frequency	f <sub>TF</sub>		_	_	20	MHz
Clock HIGH time	<b>t</b> THTL		20	_	_	ns
Clock LOW time	tтьтн		20	_	_	ns
Output time						
TCK LOW to TDO unknown	<b>t</b> TLOX		0	_	_	ns
TCK LOW to TDO valid	<b>t</b> TLOV		_	_	10	ns
Setup time						
TMS setup time	tмvтн		5	_	-	ns
TDI valid to TCK HIGH	tоvтн		5	_	-	ns
Capture setup time	tcs		5	_	_	ns
	1					
Hold time	ı			1	ı	1
TMS hold time	<b>t</b> тнмх		5	_	-	ns
TCK HIGH to TDI invalid	<b>t</b> THDX		5	_	-	ns
Capture hold time	tсн		5	_	_	ns

# **JTAG Timing Diagram**



#### Scan Register Definition (1)

Register name	Description
Instruction register	The instruction register holds the instructions that are executed by the TAP controller when it is moved into the run-test/idle or the various data register state. The register can be loaded when it is placed between the TDI and TDO pins. The instruction register is automatically preloaded with the IDCODE instruction at power-up whenever the controller is placed in test-logic-reset state.
Bypass register	The bypass register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAMs TAP to another device in the scan chain with as little delay as possible.
ID register	The ID Register is a 32 bit register that is loaded with a device and vendor specific 32 bit code when the controller is put in capture-DR state with the IDCODE command loaded in the instruction register. The register is then placed between the TDI and TDO pins when the controller is moved into shift-DR state.
Boundary register	The boundary register, under the control of the TAP controller, is loaded with the contents of the RAMs I/O ring when the controller is in capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to shift-DR state. Several TAP instructions can be used to activate the boundary register.  The Scan Exit Order tables describe which device bump connects to each boundary register location. The first column defines the bit's position in the boundary register. The second column is the name of the input or I/O at the bump and the third column is the bump number.

#### Scan Register Definition (2)

Register name	Bit size	Unit
Instruction register	3	bit
Bypass register	1	bit
ID register	32	bit
Boundary register	109	bit

# **ID Register Definition**

### 2.0 Cycle Read Latency

Part number	Organization	ID [31:28] vendor revision no.	ID [27:12] part no.	ID [11:1] vendor ID no.	ID [0] fix bit
μPD44647094	8M x 9	XXXX	0000 0000 1001 0101	0000010000	1
μPD44647184	4M x 18	XXXX	0000 0000 1001 0110	0000010000	1
μPD44647364	2M x 36	XXXX	0000 0000 1001 0111	0000010000	1

#### 2.5 Cycle Read Latency

Part number	Organization	ID [31:28] vendor revision no.	ID [27:12] part no.	ID [11:1] vendor ID no.	ID [0] fix bit
μPD44647096	8M x 9	XXXX	0000 0000 1010 0001	0000010000	1
μPD44647186	4M x 18	XXXX	0000 0000 1010 0010	0000010000	1
μPD44647366	2M x 36	XXXX	0000 0000 1010 0011	0000010000	1



#### **SCAN Exit Order**

Bit	Signal name		Bump	
no.	x9	x18	x36	ID
1		NC		6R
2		QVLD		6P
3		Α		6N
4		Α		7P
5		Α		7N
6		Α		7R
7		Α		8R
8		Α		8P
9		Α		9R
10	Q0	Q0	Q0	11P
11	D0	D0	D0	10P
12	NC	NC	D9	10N
13	NC	NC	Q9	9P
14	NC	Q1	Q1	10M
15	NC	D1	D1	11N
16	NC	NC	D10	9M
17	NC	NC	Q10	9N
18	Q1	Q2	Q2	11L
19	D1	D2	D2	11M
20	NC	NC	D11	9L
21	NC	NC	Q11	10L
22	NC	Q3	Q3	11K
23	NC	D3	D3	10K
24	NC	NC	D12	9J
25	NC	NC	Q12	9K
26	Q2	Q4	Q4	10J
27	D2	D4	D4	11J
28		ZQ	ā	11H
29	NC	NC	D13	10G
30	NC	NC	Q13	9G
31	NC	Q5	Q5	11F
32	NC	D5	D5	11G
33	NC	NC	D14	9F
34	NC	NC	Q14	10F
35	Q3	Q6	Q6	11E
36	D3	D6	D6	10E

Bit	Signal name			Bump
no.	x9 x18 x36		ID	
37	NC	NC	D15	10D
38	NC	NC	Q15	9E
39	NC	Q7	Q7	10C
40	NC	D7	D7	11D
41	NC	NC	D16	9C
42	NC	NC	Q16	9D
43	Q4	Q8	Q8	11B
44	D4	D8	D8	11C
45	NC	NC	D17	9B
46	NC	NC	Q17	10B
47	110	CQ	Q.I.	11A
48	Α	Α	NC	10A
49		Α		9A
50		Α		8B
51		Α		7C
52		NC		6C
53	R#			8A
54	NC NC BW1#		7A	
55	BW0#			7B
56	К			6B
57	K#		6A	
58	NC	NC	BW3#	5B
59	NC	BW1#	BW2#	5A
60		W#		4A
61		Α		5C
62		Α		4B
63		Α		3A
64	Α	NC	NC	2A
65		CQ#		1A
66	NC	Q9	Q18	2B
67	NC	D9	D18	3B
68	NC	NC	D27	1C
69	NC	NC	Q27	1B
70	NC	Q10	Q19	3D
71	NC	D10	D19	3C
72	NC	NC	D28	1D

D:4	C:			Division
Bit	Signal name		Bump	
no.	х9	x18	x36	ID
73	NC	NC	Q28	2C
74	Q5	Q11	Q20	3E
75	D5	D11	D20	2D
76	NC	NC	D29	2E
77	NC	NC	Q29	1E
78	NC	Q12	Q21	2F
79	NC	D12	D21	3F
80	NC	NC	D30	1G
81	NC	NC	Q30	1F
82	Q6	Q13	Q22	3G
83	D6	D13	D22	2G
84		DLL#		1H
85	NC	NC	D31	1J
86	NC	NC	Q31	2J
87	NC	Q14	Q23	3K
88	NC	D14	D23	3J
89	NC	NC	D32	2K
90	NC	NC	Q32	1K
91	Q7	Q15	Q24	2L
92	D7	D15	D24	3L
93	NC	NC	D33	1M
94	NC	NC	Q33	1L
95	NC	Q16	Q25	3N
96	NC	D16	D25	3M
97	NC	NC	D34	1N
98	NC	NC	Q34	2M
99	Q8	Q17	Q26	3P
100	D8	D17	D26	2N
101	NC	NC	D35	2P
102	NC	NC	Q35	1P
103		Α		3R
104		Α		4R
105	A			4P
106	A			5P
107	A			5N
108	A			5R
109		_		Internal

# JTAG Instructions

Instructions	Description
EXTEST	The EXTEST instruction allows circuitry external to the component package to be tested. Boundary-scan register cells at output pins are used to apply test vectors, while those at input pins capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary scan register using the PRELOAD instruction. Thus, during the update-IR state of EXTEST, the output drive is turned on and the PRELOAD data is driven onto the output pins.
IDCODE	The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture-DR mode and places the ID register between the TDI and TDO pins in shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the test-logic-reset state.
BYPASS	When the BYPASS instruction is loaded in the instruction register, the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.
SAMPLE / PRELOAD	SAMPLE / PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the instruction register, moving the TAP controller into the capture-DR state loads the data in the RAMs input and Q pins into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to sample metastable input will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time (tcs plus tch). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register. Moving the controller to shift-DR state then places the boundary scan register between the TDI and TDO pins.
SAMPLE-Z	If the SAMPLE-Z instruction is loaded in the instruction register, all RAM Q pins are forced to an inactive drive state (high impedance) and the boundary register is connected between TDI and TDO when the TAP controller is moved to the shift-DR state.

#### **JTAG Instruction Coding**

IR2	IR1	IR0	Instruction	Note
				11010
0	0	0	EXTEST	
0	0	1	IDCODE	
0	1	0	SAMPLE-Z	1
0	1	1	RESERVED	2
1	0	0	SAMPLE / PRELOAD	
1	0	1	RESERVED	2
1	1	0	RESERVED	2
1	1	1	BYPASS	

Notes 1. TRISTATE all Q pins and CAPTURE the pad values into a SERIAL SCAN LATCH.

2. Do not use this instruction code because the vendor uses it to evaluate this product.

#### Output Pin States of CQ, CQ#, QVLD and Q

Instructions	Control-Register Status	Output Pin Status	
		CQ, CQ#, QVLD	Q
EXTEST	0	Update	High-Z
	1	Update	Update
IDCODE	0	SRAM	SRAM
	1	SRAM	SRAM
SAMPLE-Z	0	High-Z	High-Z
	1	High-Z	High-Z
SAMPLE	0	SRAM	SRAM
	1	SRAM	SRAM
BYPASS	0	SRAM	SRAM
	1	SRAM	SRAM

**Remark** The output pin statuses during each instruction vary according to the Control-Register status (value of Boundary Scan Register, bit no. 109).


There are three statuses:

Update: Contents of the "Update Register" are output to the output pin (QDR Pad).

SRAM : Contents of the SRAM internal output "SRAM Output" are output to the output pin (QDR Pad).

High-Z : The output pin (QDR Pad) becomes high impedance by controlling of the "High-Z JTAG ctrl".

The Control-Register status is set during Update-DR at the EXTEST or SAMPLE instruction.



#### Boundary Scan Register Status of Output Pins CQ, CQ#, QVLD and Q

Instructions	SRAM Status	Boundary Scan Register Status		Note
		CQ, CQ#, QVLD	Q	
EXTEST	READ (Low-Z)	Pad	Pad	
	NOP (High-Z)	Pad	Pad	
IDCODE	READ (Low-Z)	_	1	No definition
	NOP (High-Z)	-	-	
SAMPLE-Z	READ (Low-Z)	Pad	Pad	
	NOP (High-Z)	Pad	Pad	
SAMPLE	READ (Low-Z)	Internal	Internal	
	NOP (High-Z)	Internal	Pad	
BYPASS	READ (Low-Z)	_	_	No definition
	NOP (High-Z)	_	-	

# **Remark** The Boundary Scan Register statuses during execution each instruction vary according to the instruction code and SRAM operation mode.

There are two statuses:


Pad : Contents of the output pin (QDR Pad) are captured in the "CAPTURE Register" in the Boundary Scan

Register.


 $\label{lem:linear_loss} \textbf{Internal}: \textbf{Contents of the SRAM internal output "SRAM}$ 

Output" are captured in the "CAPTURE Register"

in the Boundary Scan Register.




#### **TAP Controller State Diagram**




#### **Disabling the Test Access Port**

It is possible to use this device without utilizing the TAP. To disable the TAP Controller without interfering with normal operation of the device, TCK must be tied to Vss to preclude mid level inputs. TDI and TMS may be left open but fix them to  $V_{DD}$  via a resistor of about 1 k $\Omega$  when the TAP controller is not used. TDO should be left unconnected also when the TAP controller is not used.

# **Test Logic Operation (Instruction Scan)**








#### **Package Drawing**

# **165-PIN PLASTIC BGA (15x17)**



DIMENSIONS
15.00±0.10
17.00±0.10
0.15
1.00
1.40±0.11
0.40±0.05
1.00
0.50±0.05
0.08
0.10
0.20
2.50
1.50

This package drawing is a preliminary version. It may be changed in the future.

#### **Recommended Soldering Condition**

Please consult with our sales offices for soldering conditions of these products.

#### **Types of Surface Mount Devices**

μPD44647094F5-FQ1 : 165-pin PLASTIC BGA (15x17) μPD44647184F5-FQ1 : 165-pin PLASTIC BGA (15x17) μPD44647364F5-FQ1 : 165-pin PLASTIC BGA (15x17) : 165-pin PLASTIC BGA (15x17) μPD44647096F5-FQ1 *μ*PD44647186F5-FQ1 : 165-pin PLASTIC BGA (15x17)  $\mu$ PD44647366F5-FQ1 : 165-pin PLASTIC BGA (15x17) μPD44647094F5-FQ1-A : 165-pin PLASTIC BGA (15x17) μPD44647184F5-FQ1-A: 165-pin PLASTIC BGA (15x17) μPD44647364F5-FQ1-A: 165-pin PLASTIC BGA (15x17) μPD44647096F5-FQ1-A: 165-pin PLASTIC BGA (15x17) μPD44647186F5-FQ1-A: 165-pin PLASTIC BGA (15x17) μPD44647366F5-FQ1-A: 165-pin PLASTIC BGA (15x17)

#### **NOTES FOR CMOS DEVICES -**

#### (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{\rm IL}$  (MAX) and  $V_{\rm IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{\rm IL}$  (MAX) and  $V_{\rm IH}$  (MIN).

#### (2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

#### **③ PRECAUTION AGAINST ESD**

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

#### (4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

#### (5) POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

#### **6** INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

QDR RAMs and Quad Data Rate RAMs comprise a new series of products developed by Cypress Semiconductor, Renesas, IDT, NEC Electronics, and Samsung.

- The information in this document is current as of November, 2006. The information is subject to
  change without notice. For actual design-in, refer to the latest publications of NEC Electronics data
  sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not
  all products and/or types are available in every country. Please check with an NEC Electronics sales
  representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
  written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
  appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of a customer's equipment shall be done under the full
  responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
  customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
  - The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

#### (Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).