ADVANCE

IDT71B69

INFORMATION

BICMOS HIGH-SPEED STATIC RAM 72K (8K x 9-BIT)

FEATURES:

- · 8192-words x 9-bits organization
- · Fast access time:
- Commercial: 12/15/20ns
- Military: 15/20ns
- Produced with advanced BiCEMOS™ high-performance technology
- JEDEC standard 28-pin DIP/SOJ and 32-pin LCC
- · Single 5V power supply
- · Inputs and outputs directly TTL compatible

DESCRIPTION:


The IDT71B69 is a 73,728-bit high-speed static RAM, organized as 8K x 9. It is fabricated using IDT's high-performance, high-reliability BiCEMOS technology.

The IDT71B69 offers address access times as fast as 12ns. The ninth bit is optimal for systems using parity.

All inputs and outputs of the IDT71B69 are TTL-compatible. The device has 2 chip selects for simplified address decoding. The IDT71B69 is packaged in an industry standard 300-mil


28-pin DIP/SOJ and 32-pin LCC.


FUNCTIONAL BLOCK DIAGRAM



BiCEMOS is a trademark of Integrated Device Technology, Inc.

PIN CONFIGURATIONS





ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mii.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Тѕтс	Storage Temperature	-55 to +125	-65 to +135	ů
lout	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	ov	5V ± 10%
Commercial	0°C to +70°C	٥V	5V ± 10%

2973 tbl 02

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit	
Cin	Input Capacitance	VIN = OV	8	рF	
Соит	Output Capacitance	Vout = 0V	8	рF	

NOTE:

2973 tbl 03

1. This parameter is determined by device characterization, but is not production tested.

TRUTH TABLE(1)

CS2	CS ₁	ŌĒ	WE	I/O	Function
Х	Н	Х	Х	Hi-Z	Deselect chip
L	Х	Х	Х	Hi-Z	Deselect chip
Н	L	L	Ξ	Dout	Read
Н	L	Х	L	Din	Write
Н	L	Н	Н	Hi-Z	Output Disabled
NOTE					2973 tbi 01

1. H = VIH, L = VIL, X = Don't Care.

2973 tbi 01

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

2973 tbl 05

DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%)$

		71B69S12		71B69	9S15	71B69	S20	
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
Icc	Dynamic Operating Current $\overline{CS}_1 = VIL$, $CS_2 = VIH$, Outputs Open, $VCC = Max.$, $f = fMAX^{(2)}$	180	_	180	_	180	190	mA

NOTES:

1. All values are maximum guaranteed values.

2. fmax = 1/trc.

DC ELECTRICAL CHARACTERISTICS

 $VCC = 5.0V \pm 10\%$

Symbol			IDT7		
	Parameter	Test Condition	Min.	Max.	Unit
וורון	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	_	5	μА
ILO	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}_1$ = VIH, CS2 = VIL Vout = GND to Vcc	_	5	μА
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.		0.4	V
		IOL = 10mA, Vcc = Min.	_	0.5	
Voн	Output High Voltage	IOH = -4mA, VCC = Min.	2.4	_	V

2973 tbl 08

2958 tbl 05

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1A, 1B & 1C

2973 tbl 07





Figure 1A. AC Test Load



*Includes jig and scpe capacitance

Figure 1B.




Figure 1C. Lumped Capacitive Load, Typical Derating

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

			S12 ⁽¹⁾	71B6	9S15	71B69S20]
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	ycle							
tRC	Read Cycle Time	12	_	15	_	20	_	ns
taa	Address Access Time	_	12	_	15	_	20	ns
tACS1	Chip Select-1 Access Time		12	_	15	_	20	ns
tACS2	Chip Select-2 Access Time		12	_	15	_	20	ns
tCLZ1,2	Chip Select to Output in Low Z ⁽²⁾	2	l —	3	_	5	T —	ns
tOE	Output Enable to Output Valid	_	6	_	7	_	9	ns
tolz	Output Enable to Output in Low Z ⁽²⁾	2	l –	3	_	3	_	ns
tCHZ1,2	Chip Select-1, 2 to Output in High Z ⁽²⁾	_	6	_	7	_	8	ns
tonz	Output Disable to Output in High Z ⁽²⁾	_	5	_	6	-	8	ns
tон	Output Hold from Address Change	3	_	3	_	5	_	ns
Write C	ycle	•						
twc	Write Cycle Time	12	_	15		20		ns
taw	Address Valid to End of Write	10		12		15		ns
tCW1	Chip Select to End of Write (CS1)	10		12	_	15	-	ns
tCW2	Chip Select to End of Write (CS2)	10	_	12	l –	15	_	ns
tas	Address Set-up Time	0	_	0	_	0	-	ns
twp	Write Pulse Width	9	_	12	_	15	_	ns
tWR1	Write Recovery Time (CS1, WE)	0	_	0	_	0	_	ns
tWR2	Write Recovery Time (CS2)		0	_	3	_	5	ns
twHZ	Write Enable to Output in High Z ⁽²⁾	_	6	_	7	_	8	ns
tDW	Data Valid to End of Write	6	_	9	l –	10	_	ns
tDH1	Data Hold from Write Time (CS ₁ , WE)	0	_	0	_	0	_	ns
tDH2	Data Hold from Write Time (CS2)	0	_	0		0		ns
tow	Output Active from End of Write ⁽²⁾	2	1 _	3	_	5		ns

NOTES:


1. 0° to +70°C temperature range only.

2973 tbl 09


^{2.} This parameter is guaranteed with the AC Load, Figure 1B, and is not tested.

6


TIMING WAVEFORM OF READ CYCLE NO. 1^(1,3)



TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)




2973 drw 07


NOTES:

- WE is high for read cycle.
- 2. Device is continuously selected, $\overline{CS}_1 = VIL$, $CS_2 = VIH$.
- 3. Address valid prior to or coincident with CS1 transition low and CS2 transition high.
- 4. $\overline{OE} = VIL$
- 5. Transition is measured ±200mV from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1)



NOTES:

- 1. WE must be high during all address transitions.
- A write occurs during the overlap (twp) of a low CS1 and a high CS2.
 twn, 2 is measured from the earlier of CS1 or WE going high or CS2 going low to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 5. If the CS1 low transition or CS2 high transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- 6. If OE is low during a WE controlled write cycle, the write pulse width must be the larger of twp or (twHZ +tDW) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the spectified twn.
- 7. DATAout is the same phase of write data of this write cycle.
- 8. Transition is measured ±200mV from steady state.

6

ORDERING INFORMATION

