
								ļ	REVIS	IONS										
LTR						DESCF	RIPTIO	N					D/	ATE (Y	R-MO-	DA)		APPROVED		
А	Char	nges in	accord	dance w	ith NO	R 5962	:-R034-	-98.					98-02-18 Mon			Monica L. Poelking				
В	Make	e corre	ctions	to wave	forms.	Update	e boile	rplate.	- CFS	;			00-06-12 Mon			Monica L. Poelking				
С	Remove input edge rate from characterization in 1.4. Updat MIL-PRF-38535 requirements. Editorial changes throughout			te boile ıt – jak.	rplate t	0	03-10-28				Thomas M. Hess									
REV										<u> </u>								<u> </u>		
SHEET																				
REV	С	С	С	С																
SHEET	15	16	17	18																
REV STATUS				REV	1		С	С	С	С	С	С	С	С	С	С	В	В	В	С
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A	PMIC N/A			PREI	PREPARED BY Wanda L. Meadows DEFENSE SUPPLY CENTER COLUMBUS															
MICRO	STANDARD MICROCIRCUIT DRAWING			CHE	CKED Th	BY nomas 、	J. Riccı	uiti		 						HIO 4 cc.dla		;		
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE					onica L.				MICROCIRCUIT, DIGITAL, ADVANCED CMOS, HEX INVERTER WITH SCHMITT TRIGGER, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON											
DEPARTMENT OF DEFENSE					APPRC 93-0		AIE													
AM:	SC N/A			REVI	SION I	LEVEL)				ZE A		726			5	962-	9218	33	
										SHE	ET		1	OF	18					

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54ACTQ14	Hex inverter with Schmitt trigger, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

M

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
С	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
D	GDFP1-F14 or CDFP2-F14	14	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92183
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 2

1.3 Absolute maximum ratings. 1/2/3/

Supply voltage range (V _{CC})	0.5 V dc to +7.0 V dc
DC input voltage range (V _{IN})	0.5 V dc to V_{CC} + 0.5 V dc
DC output voltage range (V _{OUT})	0.5 V dc to V_{CC} + 0.5 V dc
DC input clamp current (I_{IK}) ($V_{IN} = -0.5 \text{ V}$ and $V_{CC} + 0.5 \text{ V}$)	±20 mA
DC output clamp current (I_{OK}) ($V_{OUT} = -0.5 \text{ V}$ and $V_{CC} + 0.5 \text{ V}$)	±20 mA
DC output current (I _{OUT}) per output pin	
DC V _{CC} or GND current (I _{CC} , I _{GND}) per pin	
Storage temperature range (T _{STG})	65°C to +150°C
Maximum power dissipation (P _D)	500 mW
Lead temperature (soldering, 10 seconds)	
Thermal resistance, junction-to-case (θ _{JC})	
Junction temperature (T _J)	

1.4 Recommended operating conditions. 2/3/

Supply voltage range (V _{CC})	+4.5 V dc to +5.5 V dc
Input voltage range (V _{IN})	+0.0 V dc to V _{CC}
Output voltage range (V _{OUT})	+0.0 V dc to V _{CC}
Maximum low level input voltage (V _{IL})	+0.8 V
Minimum high level input voltage (V _{IH})	+2.0 V
Case operating temperature range (T _C)	-55°C to +125°C
Maximum high level output current (I _{OH})	-24.0 mA
Maximum low level output current (I _{OL})	+24.0 mA

^{3/} The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92183
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 3

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. The maximum junction temperature may be exceeded for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

^{2/} Unless otherwise noted, all voltages are referenced to GND.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted, are those listed in the issue of the DoDISS cited in the solicitation. Unless otherwise specified, the issues of the documents not listed in the DoDISS are the issues of the documents cited in the solicitation.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

EIA/JEDEC Standard No. 78 - IC Latch-Up Test

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

(Applications for copies should be addressed to the Electronics Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92183
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 4

- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.5 Ground bounce waveforms and test circuit. The ground bounce waveforms and test circuit shall be as specified on figure 4.
 - 3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.
- 3.2.7 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, appendix A.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 36 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92183
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	5

Test and MIL-STD-883	Symbol	Test conditions $\underline{2}$ / -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V	Device type and device	V _{CC}	Group A subgroups	Limits 4/		Unit
test method <u>1</u> /		unless otherwise specified	class 3/			Min	Max	
High level output voltage	V _{OH1}	For all inputs affecting output under test V _{IN} = 2.0 V or 0.8 V	AII AII	4.5 V	1, 2, 3	4.40		V
3006	V _{OH2}	For all other inputs V _{IN} = V _{CC} or GND I _{OH} = -50 μA	AII AII	5.5 V	1, 2, 3	5.40		
	V _{OH3}	For all inputs affecting	All	4.5 V	1	3.86		
		output under test V _{IN} = 2.0 V or 0.8 V	All		2, 3	3.70		
	V _{OH4}	For all other inputs V _{IN} = V _{CC} or GND	All All	5.5 V	1	4.86		
		I _{OH} = -24 mA	All		2, 3	4.70		
	V _{OH5}	For all inputs affecting output under test $V_{IN} = 2.0 \text{ V}$ or 0.8 V For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -50 \text{ mA}$	AII AII	5.5 V	1, 2, 3	3.85		
_ow level output voltage	V _{OL1}	For all inputs affecting output under test $V_{IN} = 2.0 \text{ V or } 0.8 \text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \mu\text{A}$	AII AII	4.5 V	1, 2, 3		0.10	V
3007	V _{OL2}		AII AII	5.5 V	1, 2, 3		0.10	
	V _{OL3}	For all inputs affecting	All	4.5 V	1		0.36	
		output under test $V_{IN} = 2.0 \text{ V or } 0.8 \text{ V}$	All		2, 3		0.50	
	V _{OL4}	For all other inputs V _{IN} = V _{CC} or GND	All	5.5 V	1		0.36	
		I _{OL} = 24 mA	All		2, 3		0.50	1
	V _{OL5}	For all inputs affecting output under test $V_{\text{IN}} = 2.0 \text{ V}$ or 0.8 V For all other inputs $V_{\text{IN}} = V_{\text{CC}}$ or GND $I_{\text{OL}} = 50 \text{ mA}$	AII AII	5.5 V	1, 2, 3		1.65	
Positive input clamp voltage 3022	V _{IC+}	For input under test, I _{IN} = 1 mA	AII Q, V	GND	1	0.4	1.5	V
Negative input clamp voltage 3022	V _{IC} -	For input under test, I _{IN} = -1 mA	All Q, V	OPEN	1	-0.4	-1.5	٧

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	

SIZE A		5962-92183
	REVISION LEVEL C	SHEET 6

		1			1 1			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions $\underline{2}/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V	Device type and device	Vcc	Group A subgroups	Lim	its <u>4</u> /	Unit
		unless otherwise specified	class 3/			Min	Max	
Input current high	I _{IH}	For input under test, V _{IN} = V _{CC}	All All	5.5 V	1		+0.1	μΑ
3010		For all other inputs, $V_{IN} = V_{CC}$ or GND	Ali		2, 3		+1.0	
Input current low	I _{IL}	For input under test, V _{IN} = GND	All	5.5 V	1		-0.1	μΑ
3009		For all other inputs, $V_{IN} = V_{CC}$ or GND	All		2, 3		-1.0	-1.0
Input capacitance 3012	C _{IN}	T _C = +25°C See 4.4.1c	AII AII	GND	4		10.0	pF
Power dissipation	C _{PD}	066 4.4.10	All	5.0 V	4		85.0	pF
capacitance	<u>6</u> /		All					
Quiescent supply current delta,	Δl _{CC}	For input under test, $V_{IN} = V_{CC} - 2.1 \text{ V}$	AII AII	5.5 V	1		1.0	mA
TTL input levels 3005	<u>7</u> /	For all other inputs, V _{IN} = V _{CC} or GND			2, 3		1.6	1.6
Quiescent supply		For all inputs affecting output		5.5 V	1		4.0	μΑ
current, output high 3005		under test, V _{IN} = V _{CC} or GND	All		2, 3		80.0	
Quiescent supply	I _{CCL}			5.5 V	1		4.0	μΑ
current, output low 3005					2, 3		80.0	
Positive threshold voltage	V _{T+} <u>8</u> /		All All	4.5 V	1, 2, 3		2.0	V
Negative threshold voltage	V _{T-} 9/		All All	4.5 V	1, 2, 3	0.8		V
Hysteresis voltage	V _{HYS}	Calculated value: V _{HYS} = V _{T+} - V _T .	All All	4.5 V	1, 2, 3	0.4	1.2	V
Low level ground bounce noise	V _{OLP}	V _{IH} = 3.0 V V _{IL} = 0.0 V	All All	5.0 V	4		1500	mV
	V _{OLV}	T _C = +25°C See figure 4	All All	5.0 V	4		-1200	mV
High level V _{CC} bounce noise	V _{OHP}	See 4.4.1d	All All	5.0 V	4		V _{OH} + 1000	mV
	V _{OHV}		All All	5.0 V	4		V _{OH} - 1200	mV

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92183
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	7


	-	TABLE I. Electrical performance of	haracteristic	s - Cont	inued.			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions $\underline{2}/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V	Device type and device	V _{CC}	Group A subgroups	Limi	its <u>4</u> /	Unit
		unless otherwise specified	class <u>3</u> /			Min	Max	
Latch-up input/output over-voltage	I _{CC} (O/V1) 11/	$\begin{split} t_w &\geq 100~\mu\text{s} \\ t_{\text{cool}} &\geq t_w \\ 5~\mu\text{s} &\leq t_r \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t_f \leq 5~\text{ms} \\ V_{\text{test}} &= 6.0~\text{V} \\ V_{\text{CCQ}} &= 5.5~\text{V} \\ V_{\text{over}} &= 10.5~\text{V} \end{split}$	All Q, V	5.5 V	2		200	mA
Latch-up input/output positive over-current	I _{CC} (O/I1+) 11/	$\begin{split} t_w &\geq 100~\mu\text{s} \\ t_{\text{cool}} &\geq t_w \\ 5~\mu\text{s} &\leq t_r \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t_f \leq 5~\text{ms} \\ V_{\text{test}} &= 6.0~\text{V} \\ V_{\text{CCQ}} &= 5.5~\text{V} \\ I_{\text{trigger}} &= +120~\text{mA} \end{split}$	All Q, V	5.5 V	2		200	mA
Latch-up input/output negative over-current	I _{CC} (O/I1-) 11/	$\begin{split} t_w &\geq 100~\mu\text{s} \\ t_{\text{cool}} &\geq t_w \\ 5~\mu\text{s} &\leq t_r \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t_f \leq 5~\text{ms} \\ V_{\text{test}} &= 6.0~\text{V} \\ V_{\text{CCQ}} &= 5.5~\text{V} \\ I_{\text{trigger}} &= -120~\text{mA} \end{split}$	AII Q, V	5.5 V	2		200	mA
Latch-up supply over-voltage	I _{CC} (O/V2) 11/	$\begin{split} t_w &\geq 100~\mu\text{s} \\ t_{\text{cool}} &\geq t_w \\ 5~\mu\text{s} &\leq t_r \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t_f \leq 5~\text{ms} \\ V_{\text{test}} &= 6.0~\text{V} \\ V_{\text{CCQ}} &= 5.5~\text{V} \\ V_{\text{over}} &= 9.0~\text{V} \end{split}$	All Q, V	5.5 V	2		100	mA
Functional tests	<u>12</u> /	V _{IN} = 2.0 V or 0.8 V	All	4.5 V	7, 8	L	Н	<u> </u>
3014	121	Verify output V _O See 4.4.1b	All	5.5 V		L	Н	
Propagation delay	t _{PLH}	C _L = 50 pF minimum	All	4.5 V	9, 11	1.0	11.0	ns
time <u>, d</u> ata to output, I _n to O _n	<u>13</u> /	$R_L = 500\Omega$ See figure 5	Q, V		10	1.0	12.5	1
3003		-	All	4.5 V	9	1.0	11.0	1
			М		10, 11	1.0	12.5	-
	t _{PHL}		All	4.5 V	9, 11	1.0	10.0	ns
	<u>13</u> /		Q, V		10	1.0	11.5	1
			All	4.5 V	9	1.0	10.0]
			М		10, 11	1.0	11.5	<u> </u>

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92183
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	8

TABLE I. <u>Electrical performance characteristics</u> - Continued.								
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $\underline{2}/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V	Device type and device	Vcc	Group A subgroups		its <u>4</u> /	Unit
		unless otherwise specified	class <u>3</u> /			Min	Max	
Output skew	toshl, toslh	C_L = 50 pF minimum R_L = 500 Ω See figure 5	AII AII	4.5 V	9, 10, 11		1.0	ns

- 1/ For tests not listed in the referenced MIL-STD-883 (e.g. ΔI_{CC}), utilize the general test procedure of 883 under the conditions listed herein. All inputs and outputs shall be tested, as applicable to the tests in table I herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits. The V_{IH} minimum and V_{IL} maximum thresholds for any input that may affect the logic state of the output under test shall be verified during each V_{OL} and V_{OH} test. On some devices, this will require repeating the same V_{OL} and V_{OH} tests multiple times to verify all input thresholds. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
 - a. V_{IC} (pos) tests, the GND terminal can be open. $T_C = +25$ °C.
 - b. V_{IC} (neg) tests, the V_{CC} terminal shall be open. $T_{C} = +25^{\circ}C$.
 - c. All I_{CC} and ΔI_{CC} tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ Unless otherwise specified, the word "All" in the device type and device class column means the test is for all device types and classes.
- 4/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. Devices shall meet or exceed the limits specified in table I if tested at 4.5 V ≤ V_{CC} ≤ 5.5 V.
- 5/ Transmission driving tests are performed at V_{CC} = 5.5 V dc with a 2 ms duration maximum. This test may be performed using V_{IN} = V_{CC} or GND. When V_{IN} = V_{CC} or GND is used, the test is guaranteed for V_{IN} = 2.0 V or 0.8 V.
- Power dissipation capacitance (C_{PD}) determines the power consumption, $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC}) f + (n \times d \times \Delta I_{CC} \times V_{CC})$. The current consumption, $I_S = (C_{PD} + C_L) V_{CC} f + I_{CC} + (n \times d \times \Delta I_{CC})$. For both P_D and I_S , n is the number of device inputs at TTL levels; f is the frequency of the input signal; f is the duty cycle of the input signal; and f is the external output load capacitor.
- This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}. This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at V_{IN} = V_{CC} 2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method; the maximum limits is equal to the number of inputs at a high TTL input level times 1.0 mA or 1.6 mA, as applicable; and the preferred method and limits are guaranteed.
- 8/ Increment input in 50 mV steps beginning 100 mV below the minimum limit specified until the output changes from V_{CC} to GND. The input voltage where this transition occurs is V_{T+} .



STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 SIZE A SIZE A REVISION LEVEL C 9

TABLE I. Electrical performance characteristics - Continued.

Alternate method: Perform a binary search for the input voltage at which the output switches beginning at $(V_T max - V_T min)/2 + V_T min$. The step increments shall begin at $(V_T max - V_T min)/2 \times 1.2$ and decrease 50% for each iteration of the search. For V_{T^+} , the step increment shall be subtracted from the last input voltage if the output switches and added to the last input voltage if the output does not switch. For V_{T^-} , the step increment shall be added to the last input voltage if the output switches and subtracted from the last input voltage if the output does not switch. The output must switch at least once during the binary search. Each time the output switches, the input shall be driven so as to return the output to the initial state before the binary search continues. The binary search shall continue until the step increment reaches 0.010 V. The input voltage where the transition occurs $(V_T +/-)$ is the input voltage, ± 1 step increment, used for the final iteration of the binary search.

Decrement input in 50 mV steps beginning 100 mV above the maximum limit specified until the output changes from GND to V_{CC}. The input voltage where this transition occurs is V_T..

Alternate method: Perform a binary search for the input voltage at which the output switches beginning at $(V_T max - V_T min)/2 + V_T min$. The step increments shall begin at $(V_T max - V_T min)/2 \times 1.2$ and decrease 50% for each iteration of the search. For V_{T^+} , the step increment shall be subtracted from the last input voltage if the output switches and added to the last input voltage if the output does not switch. For V_{T^-} , the step increment shall be added to the last input voltage if the output switches and subtracted from the last input voltage if the output does not switch. The output must switch at least once during the binary search. Each time the output switches, the input shall be driven so as to return the output to the initial state before the binary search continues. The binary search shall continue until the step increment reaches 0.010 V. The input voltage where the transition occurs $(V_T +/-)$ is the input voltage, ± 1 step increment, used for the final iteration of the binary search.

This test is for qualification only. Ground and V_{CC} bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture. For the device under test, all outputs shall be loaded with 500Ω of load resistance and a minimum of 50 pF of load capacitance (see figure 4). Only chip capacitors and resistors shall be used. The output load components shall be located as close as possible to the device outputs. It is suggested that, whenever possible, this distance be kept to less than 0.25 inches. Decoupling capacitors shall be placed in parallel from V_{CC} to ground. The values of these decoupling capacitors shall be determined by the device manufacturer. The low and high level ground and V_{CC} bounce noise is measured at the quiet output using a 1 GHz minimum bandwidth oscilloscope with a 50Ω input impedance.

The device inputs shall be conditioned such that all outputs are at a high nominal V_{OH} level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at V_{OH} as all other outputs possible are switched from V_{OH} to V_{OL} . V_{OHV} and V_{OHP} are then measured from the nominal V_{OH} level to the largest negative and positive peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from V_{OL} to V_{OH} .

The device inputs shall be conditioned such that all outputs are at a low nominal V_{OL} level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at V_{OL} as all other outputs possible are switched from V_{OL} to V_{OH} . V_{OLP} and V_{OLV} are then measured from the nominal V_{OL} level to the largest positive and negative peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from V_{OH} to V_{OL} .

- $\underline{11}$ / See EIA/JEDEC Standard No. 78 for electrically induced latch-up test methods and procedures. The values listed for I_{trigger} and V_{over} are to be accurate within ± 5 percent.
- 12/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. After incorporating allowable tolerances per MIL-STD-883, V_{IL} = 0.4 V and V_{IH} = 2.4 V. For outputs, L ≤ 0.8 V, H ≥ 2.0 V.
- 13/ AC limits at V_{CC} = 5.5 V are equal to the limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. Minimum propagation delay time limits for V_{CC} = 5.5 V are 1.0 ns and guaranteed by guard-banding the V_{CC} = 4.5 V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.
- 14/ This parameter shall be guaranteed, if not tested, to the limits specified in table I, herein. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either high-to-low (toshl) or low-to-high (toshl).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92183
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	10

Device type	01		
Case outlines	C, D	2	
Terminal number	Termina	l symbol	
1	<u>l</u> 0	NC	
2	$\overline{O_0}$	<u>l</u> 0_	
3		$\overline{O_0}$	
4	$\frac{I_1}{O_1}$	I ₁	
5		NC	
6	$\frac{I_2}{O_2}$	<u>NC</u> O₁	
7	<u>GND</u>	NC	
8	$\overline{O_3}$	<u>l</u> 2	
9	<u>l</u> 3	$\frac{I_2}{O_2}$	
10	$\frac{I_3}{O_4}$	GND	
11	$\frac{I_4}{O_5}$	<u>NC</u>	
12	O ₅	O_3	
13	l ₅	$\frac{I_3}{O_4}$	
14	Vcc	O ₄	
15		NC	
16		l ₄	
17		NC	
18		O ₅	
19		I ₅	
20		V _{CC}	

NC = No connection

Pin description				
Terminal symbol	Description			
$I_n (n = 0 \text{ to } 5)$	Data inputs			
$\overline{O_n}$ (n = 0 to 5)	Outputs (inverting)			

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92183
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	11

Input	Output
l _n	On
L H	H L

H = High voltage level L = Low voltage level

FIGURE 2. Truth table.





FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 SIZE A SIZE A REVISION LEVEL B SHEET 12





NOTES:

- C_L includes a 47 pF chip capacitor (-0 percent, +20 percent) and at least 3 pF of equivalent capacitance from the test jig and probe.
- 2. $R_L = 450\Omega \pm 1$ percent, chip resistor in series with a 50Ω termination. For monitored outputs, the 50Ω termination shall be the 50Ω characteristic impedance of the coaxial connector to the oscilloscope.
- 3. Input signal to the device under test:
 - a. $V_{IN} = 0.0 \text{ V}$ to 3.0 V; duty cycle = 50 percent; $f_{IN} \ge 1 \text{ MHz}$.
 - b. t_r , t_f = 3.0 ns \pm 1.0 ns. For input signal generators incapable of maintaining these values of t_r and t_f , the 3.0 ns limit may be increased up to 10 ns, as needed, maintaining the \pm 1.0 ns tolerance and guaranteeing the results at 3.0 ns \pm 1.0 ns; skew between any two switching input signals (tsk): \leq 250 ps.

FIGURE 4. Ground bounce waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92183
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	13





NOTES:

- 1. $C_L = 50$ pF minimum or equivalent (includes test jig and probe capacitance).
- 2. $R_T = 50\Omega$, $R_L = 500\Omega$ or equivalent.
- 3. Input signal from pulse generator: V_{IN} = 0.0 V to 3.0 V; PRR \leq 10 MHz; $t_r \leq$ 3.0 ns; $t_f \leq$ 3.0 ns; t_r and t_f shall be measured from 0.3 V to 2.7 V and from 2.7 V to 0.3 V, respectively; duty cycle = 50 percent.
- 4. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 5. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 SIZE A SIZE A REVISION LEVEL C 14

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - Interim and final electrical test parameters shall be as specified in table II herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92183
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	15

c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C_{IN} and C_{PD}, test all applicable pins on five devices with zero failures.

For C_{IN} , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same capacitance values when tested in accordance with table I, herein. The device manufacturer shall set a function group limit for the C_{IN} test. The device manufacturer may then test one device functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and test conditions specified in table I, herein. The device manufacturers shall submit to DSCC-VA the device functions listed in each functional group and the test results for each device tested.

d. Ground and V_{CC} bounce tests are required for all device classes. These tests shall be performed only for initial qualification, after process or design changes which may affect the performance of the device, and any changes to the test fixture. V_{OLP}, V_{OLP}, V_{OHP}, and V_{OHV} shall be measured for the worst case outputs of the device. All other outputs shall be guaranteed, if not tested, to the limits established for the worst case outputs. The worst case outputs tested are to be determined by the manufacturer. Test 5 devices assembled in the worst case package type supplied to this document. All other package types shall be guaranteed, if not tested, to the limits established for the worst case package. The 5 devices to be tested shall be the worst case device type supplied to this drawing. All other device types shall be guaranteed, if not tested, to the limits established for the worst case device type. The package type and device type to be tested shall be determined by the manufacturer. The device manufacturer will submit to DSCC-VA data that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V_{OLP}, V_{OLV}, V_{OHP}, and V_{OHV} from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test

Each device manufacturer shall test product on the fixtures they currently use. When a new fixture is used, the device manufacturer shall inform DSCC-VA of this change and test the 5 devices on both the new and old test fixtures. The device manufacturer shall then submit to DSCC-VA data from testing on both fixtures, that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V_{OLP}, V_{OLV}, V_{OHP}, and V_{OHV} from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

For V_{OHP} , V_{OHP} , V_{OLP} , and V_{OLV} , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same test values when tested in accordance with table I, herein. The device manufacturer shall set a functional group limit for the V_{OHP} , V_{OHV} , V_{OLP} , and V_{OLV} tests. The device manufacturer may then test one device function from a functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and conditions specified in table I, herein. The device manufacturers shall submit to DSCC-VA the device functions listed in each functional group and test results, along with the oscilloscope plots, for each device tested.

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-92183
		REVISION LEVEL C	SHEET 16

- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3, 7,8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

^{1/} PDA applies to subgroup 1.

- 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92183
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	17

^{2/} PDA applies to subgroups 1 and 7.

- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
 - 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
 - 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-92183
	REVISION LEVEL C	SHEET 18

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN DATE: 03-10-28

Approved sources of supply for SMD 5962-92183 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9218301MCA	27014 01295	54ACTQ14DMQB SNJ54ACT14J
5962-9218301MDA	27014 01295	54ACTQ14FMQB SNJ54ACT14W
5962-9218301M2A	27014 01295	54ACTQ14LMQB SNJ54ACT14FK

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name and address
27014	National Semiconductor 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090
01295	Texas Instruments Incorporated Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243 Point of contact: U.S. Highway 75 South
	P.O. Box 84, M/S 853 Sherman, TX 75090-9493

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.