


**FEATURES:**

- N channel FET switches with no parasitic diode to V<sub>cc</sub>
  - Isolation under power-off conditions
  - No DC path to V<sub>cc</sub> or GND
  - 5V tolerant in OFF and ON state
- 5V tolerant I/Os
- Flat R<sub>ON</sub> characteristics over operating range
- Rail-to-rail switching 0 - 5V
- Bidirectional dataflow with near-zero delay: no added ground bounce
- Excellent R<sub>ON</sub> matching between channels
- V<sub>cc</sub> operation: 2.3V to 3.6V
- High bandwidth
- LVTTI-compatible control Inputs
- Undershoot Clamp Diodes on all switch and control Inputs
- Low I/O capacitance, 4pF typical
- 25Ω resistors for low noise and line matching
- Available in 80-pin QVSOP package

**APPLICATIONS:**

- Hot-swapping
- Low distortion analog switch
- Replaces mechanical relay
- ATM 25/155 switching

**FUNCTIONAL BLOCK DIAGRAM**


The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

MARCH 2003

## PIN CONFIGURATION

NC	1	80	Vcc
A <sub>0</sub>	2	79	$\overline{OE}_1$
A <sub>1</sub>	3	78	B <sub>0</sub>
A <sub>2</sub>	4	77	B <sub>1</sub>
A <sub>3</sub>	5	76	B <sub>2</sub>
A <sub>4</sub>	6	75	B <sub>3</sub>
A <sub>5</sub>	7	74	B <sub>4</sub>
A <sub>6</sub>	8	73	B <sub>5</sub>
A <sub>7</sub>	9	72	B <sub>6</sub>
GND	10	71	B <sub>7</sub>
NC	11	70	Vcc
A <sub>8</sub>	12	69	$\overline{OE}_2$
A <sub>9</sub>	13	68	B <sub>8</sub>
A <sub>10</sub>	14	67	B <sub>9</sub>
A <sub>11</sub>	15	66	B <sub>10</sub>
A <sub>12</sub>	16	65	B <sub>11</sub>
A <sub>13</sub>	17	64	B <sub>12</sub>
A <sub>14</sub>	18	63	B <sub>13</sub>
A <sub>15</sub>	19	62	B <sub>14</sub>
GND	20	61	B <sub>15</sub>
NC	21	60	Vcc
A <sub>16</sub>	22	59	$\overline{OE}_3$
A <sub>17</sub>	23	58	B <sub>16</sub>
A <sub>18</sub>	24	57	B <sub>17</sub>
A <sub>19</sub>	25	56	B <sub>18</sub>
A <sub>20</sub>	26	55	B <sub>19</sub>
A <sub>21</sub>	27	54	B <sub>20</sub>
A <sub>22</sub>	28	53	B <sub>21</sub>
A <sub>23</sub>	29	52	B <sub>22</sub>
GND	30	51	B <sub>23</sub>
NC	31	50	Vcc
A <sub>24</sub>	32	49	$\overline{OE}_4$
A <sub>25</sub>	33	48	B <sub>24</sub>
A <sub>26</sub>	34	47	B <sub>25</sub>
A <sub>27</sub>	35	46	B <sub>26</sub>
A <sub>28</sub>	36	45	B <sub>27</sub>
A <sub>29</sub>	37	44	B <sub>28</sub>
A <sub>30</sub>	38	43	B <sub>29</sub>
A <sub>31</sub>	39	42	B <sub>30</sub>
GND	40	41	B <sub>31</sub>

QVSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Supply Voltage to Ground	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	DC Switch Voltage V <sub>s</sub>	-0.5 to +5.5	V
VTERM <sup>(3)</sup>	DC Input Voltage V <sub>IN</sub>	-0.5 to +5.5	V
VAC	AC Input Voltage (pulse width $\leq$ 20ns)	-3	V
I <sub>OUT</sub>	DC Output Current (max. sink current/pin)	120	mA
TSTG	Storage Temperature	-65 to +150	°C

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- All terminals except Vcc .

## CAPACITANCE ( $T_A = +25^\circ\text{C}$ , $F = 1\text{MHz}$ , $V_{IN} = 0\text{V}$ , $V_{OUT} = 0\text{V}$ )

Symbol	Parameter <sup>(1)</sup>	Typ.	Max.	Unit
C <sub>IN</sub>	Control Inputs	3	5	pF
C <sub>I/O</sub>	Quickswitch Channels (Switch OFF)	4	6	pF
C <sub>I/O</sub>	Quickswitch Channels (Switch ON)	8	12	pF

### NOTE:

- This parameter is guaranteed but not production tested.

## PIN DESCRIPTION

Pin Names	I/O	Description
$\overline{OE}_x$	I	Output Enable
A <sub>x</sub>	I/O	Bus A
B <sub>x</sub>	I/O	Bus B

## FUNCTION TABLE<sup>(1)</sup>

$\overline{OE}_x$	Function
H	Disconnected
L	Connect (A <sub>x</sub> = B <sub>x</sub> )

### NOTE:

- H = HIGH Voltage Level  
L = LOW Voltage Level

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:


Industrial: TA = -40°C to +85°C, VCC = 3.3V ±0.3V

Symbol	Parameter	Test Conditions			Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage	Guaranteed Logic HIGH for Control Inputs	VCC = 2.3V to 2.7V		1.7	—	—	V
			VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage	Guaranteed Logic LOW for Control Inputs	VCC = 2.3V to 2.7V		—	—	0.7	V
			VCC = 2.7V to 3.6V		—	—	0.8	
IIN	Input Leakage Current (Control Inputs)	0V ≤ VIN ≤ VCC			—	—	±1	µA
IOZ	Off-State Current (Hi-Z)	0V ≤ VOUT ≤ 5V, Switches OFF			—	—	±1	µA
IOFF	Data Input/Output Power Off Leakage	VIN or VOUT 0V to 5V, VCC = 0V			—	—	±1	µA
RON	Switch ON Resistance	VCC = 2.3V Typical at VCC = 2.5V	VIN = 0V	I <sub>ON</sub> = 30mA	18	27	39	Ω
			VIN = 1.7V	I <sub>ON</sub> = 15mA	18	28	41	
		VCC = 3V	VIN = 0V	I <sub>ON</sub> = 30mA	18	25	38	
			VIN = 2.4V	I <sub>ON</sub> = 15mA	18	26	40	

NOTE:

1. Typical values are at VCC = 3.3V and TA = 25°C.

## TYPICAL ON RESISTANCE vs VIN AT VCC = 3.3V




## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ.	Max.	Unit
I <sub>CCQ</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND or V <sub>CC</sub> , f = 0	—	4	12	mA
ΔI <sub>CC</sub>	Power Supply Current <sup>(2,3)</sup> per Input HIGH	V <sub>CC</sub> = Max., V <sub>IN</sub> = 3V, f = 0 per Control Input	—	—	30	μA
I <sub>CCD</sub>	Dynamic Power Supply Current per Output Enable Control Input <sup>(4)</sup>	V <sub>CC</sub> = 3.3V, A and B Pins Open, Control Inputs Toggling @ 50% Duty Cycle	See Typical I <sub>CCD</sub> vs Enable Frequency graph below			

### NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Per input driven at the specified level. A and B pins do not contribute to ΔI<sub>CC</sub>.
3. This parameter is guaranteed but not tested.
4. This parameter represents the current required to switch internal capacitance at the specified frequency. The A and B inputs do not contribute to the Dynamic Power Supply Current. This parameter is guaranteed but not production tested.

## TYPICAL I<sub>CCD</sub> VS ENABLE FREQUENCY CURVE AT V<sub>CC</sub> = 3.3V



## SWITCHING CHARACTERISTICS OVER OPERATING RANGE


 $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ 

Symbol	Parameter	$V_{CC} = 2.5 \pm 0.2\text{V}^{(1)}$		$V_{CC} = 3.3 \pm 0.3\text{V}^{(1)}$		Unit
		Min. <sup>(4)</sup>	Max.	Min. <sup>(4)</sup>	Max.	
$t_{PLH}$	Data Propagation Delay <sup>(2,3)</sup> $A_x$ to/from $B_x$	—	0.9	—	1.35	ns
$t_{PZL}$	Switch Turn-On Delay $\overline{OEx}$ to $A_x/B_x$	1.5	9	1.5	8	ns
$t_{PLZ}$	Switch Turn-Off Delay $\overline{OEx}$ to $A_x/B_x$	1.5	7.5	1.5	7.5	ns
$f_{OEx}$	Operating Frequency-Enable <sup>(2,5)</sup>	—	10	—	20	MHz


## NOTES:

1. See Test Conditions under TEST CIRCUITS AND WAVEFORMS.
2. This parameter is guaranteed but not production tested.
3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 1.35ns at  $C_L = 50\text{pF}$ . Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
4. Minimums are guaranteed but not production tested.
5. Maximum toggle frequency for  $\overline{OEx}$  control input (pass voltage >  $V_{CC}$ ,  $V_{IN} = 5\text{V}$ ,  $R_{LOAD} \geq 1\text{M}\Omega$ , no  $C_{LOAD}$ ).

## SOME APPLICATIONS FOR HOTSWITCH PRODUCTS



*Rail-to-Rail Switching*




*Hot-Swapping*


## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS


Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
$V_{LOAD}$	6	$2 \times V_{CC}$	V
$V_{IH}$	3	$V_{CC}$	V
$V_T$	1.5	$V_{CC}/2$	V
$V_{LZ}$	300	150	mV
$V_{HZ}$	300	150	mV
$C_L$	50	30	pF



Test Circuits for All Outputs



Propagation Delay



#### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

#### Enable and Disable Times

#### DEFINITIONS:

$C_L$  = Load capacitance: includes jig and probe capacitance.

$R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator.

#### NOTES:

1. Pulse Generator for All Pulses: Rate  $\leq 10MHz$ ;  $t_f \leq 2.5ns$ ;  $t_r \leq 2.5ns$ .
2. Pulse Generator for All Pulses: Rate  $\leq 10MHz$ ;  $t_f \leq 2ns$ ;  $t_r \leq 2ns$ .

## SWITCH POSITION

Test	Switch
$t_{PLZ}/t_{PZL}$	$V_{LOAD}$
$t_{PHZ}/t_{PZH}$	GND
$t_{PD}$	Open

## ORDERING INFORMATION

IDTQS XXXXXX XX  
Device Type Package

Q3  
Q3G

80-Pin QVSOP  
80-Pin QVSOP - Green

34XVH2245 2.5V / 3.3V 32-Bit High Bandwidth Bus Switch



**CORPORATE HEADQUARTERS**  
6024 Silver Creek Valley Road  
San Jose, CA 95138

*for SALES:*  
800-345-7015 or 408-284-8200  
fax: 408-284-2775  
[www.idt.com](http://www.idt.com)

*for Tech Support:*  
[logichelp@idt.com](mailto:logichelp@idt.com)