74F651 • 74F652 Transceivers/Registers

FAIRCHILD

SEMICONDUCTOR

74F651 • 74F652 Transceivers/Registers

General Description

These devices consist of bus transceiver circuits with Dtype flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function.

Features

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of non-inverting and inverting data paths 74F651 inverting
 - 74F652 non-inverting

Ordering Code:

Order Number	Package Number	Package Description
74F651SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F651SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide
74F652SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F652SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

		\bigcirc		
СРАВ —	1	_	24	-v _{cc}
SAB —	2		23	- CPBA
OEAB —	3		22	- SBA
A0 -	4		21	- OEBA
A1-	5		20	— В _О
A2 —	6		19	— В ₁
A3 —	7		18	— В ₂
A4 —	8		17	— В ₃
A ₅ —	9		16	-B4
A ₆ —	10		15	— B ₅
A ₇ —	11		14	— В ₆
GND —	12		13	— В ₇

74F651 • 74F652 Logic Symbols 74F651 74F652 1 1 OF. OEA = OEE OEB, в-R B B Β, *** * * * * * *** ţ. IEEE/IEC 74F652 IEEE/IEC 74F651 EN1 (BA) EN2 (AB) > G4 G5 > G6 G7 OEBA OEAB SBA CPBA CPAB EN1 (BA) EN2 (AB) G4 G5 G6 G7 OEBA OEAB CPBA SBA CPAB SAB SAI Be 4 <+> ₿, Α7 - 44 ← B; **Unit Loading/Fan Out**

Dia Nomo	Decemination	U.L.	Input I _{IH} /I _{IL}
Pin Names	Pin Names Description		Output I _{OH} /I _{OL}
A ₀ -A ₇ , B ₀ -B ₇	A and B Inputs/	1.0/1.0	20 µA/–0.6 mA
	3-STATE Outputs	600/106.6 (80)	–12 mA/64 mA (48 mA)
CPAB, CPBA	Clock Inputs	1.0/1.0	20 μA/–0.6 mA
SAB, SBA	Select Inputs	1.0/1.0	20 μA/–0.6 mA
OEAB, OEBA	Output Enable Inputs	1.0/1.0	20 µA/–0.6 mA

Function Table

		Input	ts			Inputs/Outp	uts (Note 1)	
OEAB	OEBA	CPAB	СРВА	SAB	SBA	A ₀ thru A ₇	B ₀ thru B ₇	Operating Mode
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	~	~	Х	Х			Store A and B Data
Х	Н	~	H or L	Х	Х	Input	Not Specified	Store A, Hold B
Н	Н	~	~	Х	Х	Input	Output	Store A in Both Registers
L	Х	H or L	~	Х	Х	Not Specified	Input	Hold A, Store B
L	L	~	~	Х	Х	Output	Input	Store B in Both Registers
L	L	Х	Х	Х	L	Output	Input	Real-Time B Data to A Bus
L	L	Х	H or L	Х	Н			Store B Data to A Bus
Н	Н	Х	Х	L	Х	Input	Output	Real-Time A Data to B Bus
Н	Н	H or L	Х	Н	Х			Stored A Data to B Bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A Data to B Bus and
								Stored B Data to A Bus

H = HIGH Voltage Level X = Immaterial

L = LOW Voltage Level __ = LOW-to-HIGH Clock Transition


Note 1: The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

Functional Description


In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both.

The select (SAB, SBA) controls can multiplex stored and real-time.

The examples in Figure 1 demonstrate the four fundamental bus-management functions that can be performed with the Octal bus transceivers and receivers. Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW-to-HIGH transitions at the appropriate Clock Inputs (CPAB, CPBA) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.



74F651 • 74F652



www.fairchildsemi.com

4

Absolute Maximum Ratings(Note 2)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 3)	-0.5V to +7.0V
Input Current (Note 3)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)
ESD Last Passing Voltage (Min)	4000V

Recommended Operating Conditions

Free Air Ambient Temperature	0°C to +70°C
Supply Voltage	+4.5V to +5.5V

74F651 • 74F652

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	V _{cc}	Conditions
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA (Non I/O Pins)
V _{OH}	Output HIGH 10%	V _{CC}	2.0			V	Min	I _{OH} = -15 mA (A _n , B _n)
V _{OL}	Output LOW 10% Voltage	V _{CC}			0.55	V	Min	$I_{OL} = 64 \text{ mA} (A_n, B_n)$
IIH	Input HIGH Current				5.0	μΑ	Max	V _{IN} = 2.7V (Non I/O Pins)
I _{BVI}	Input HIGH Current Breakdown Test				7.0	μΑ	Max	V _{IN} = 7.0V
I _{BVIT}	Input HIGH Current Breakdown (I/O)				0.5	mA	Max	V _{IN} = 5.5V (A _n , B _n)
I _{CEX}	Output HIGH Leakage Current				50	μΑ	Max	$V_{OUT} = V_{CC}$
V _{ID}	Input Leakage Test		4.75			V	0.0	$I_{ID} = 1.9 \ \mu A$ All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current				3.75	μΑ	0.0	VI _{IOD} = 150 mV All Other Pins Grounded
Ι _L	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V (Non I/O Pins)
I _{IH} + I _{OZH}	Output Leakage Current				70	μA	Max	$V_{OUT} = 2.7V (A_n, B_n)$
I _{IL} + I _{OZL}	Output Leakage Current				-650	μΑ	Max	$V_{OUT} = 0.5V (A_n, B_n)$
I _{OS}	Output Short-Circuit Current		-100		-225	mA	Max	V _{OUT} = 0V
I _{ZZ}	Bus Drainage Test				500	μA	0.0V	V _{OUT} = 5.25V
I _{CCH}	Power Supply Current			105	135	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current			118	150	mA	Max	V _O = LOW
I _{CCZ}	Power Supply Current			115	150	mA	Max	V _O = HIGH Z


74F651 • 74F652

AC Electrical Characteristics


Symbol	Parameter	V _{CC} =	$T_{A} = +25 \degree C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		T _A = 0°C to +70°C V _{CC} = +5.0V C _L = 50 pF	
		Min	Max	Min	Max	Min	Max	
f _{MAX}	Max. Clock Frequency	90		75		90		MHz
t _{PLH}	Propagation Delay	2.0	7.0	2.0	8.5	2.0	8.0	
t _{PHL}	Clock to Bus	2.0	8.0	2.0	9.5	2.0	9.0	ns
t _{PLH}	Propagation Delay	2.0	8.5	1.0	9.0	2.0	9.0	
t _{PHL}	Bus to Bus (74F651)	1.0	7.5	1.0	8.0	1.0	8.0	ns
t _{PLH}	Propagation Delay	1.0	7.0	1.0	8.0	1.0	7.5	ns
t _{PHL}	Bus to Bus (74F652)	1.0	6.5	1.0	8.0	1.0	7.0	115
t _{PLH}	Propagation Delay	2.0	8.5	2.0	11.0	2.0	9.5	
t _{PHL}	SBA or SAB to A or B	2.0	8.0	2.0	10.0	2.0	9.0	ns

AC Operating Requirements

		T _A =	+25°C	$T_A = -55^{\circ}C$	C to +125°C	T _A = 0°C	to +70°C	
Symbol	Parameter	$V_{CC} = +5.0V$		$V_{CC} = +5.0V$		$V_{CC} = +5.0V$		Units
		Min	Max	Min	Max	Min	Max	
t _{PZH}	Enable Time	2.0	9.5	2.0	10.0	2.0	10.0	ns
t _{PZL}	*OEBA to A	2.0	12.0	2.0	10.0	2.0	12.5	
t _{PHZ}	Disable Time	1.0	7.5	1.0	9.0	1.0	8.0	
t _{PLZ}	*OEBA to A	2.0	8.5	1.0	9.0	2.0	9.0	
t _{PZH}	Enable Time	2.0	9.5	2.0	10.0	2.0	10.0	
t _{PZL}	OEAB to B	3.0	13.0	2.0	12.0	3.0	14.0	
t _{PHZ}	Disable Time	2.0	9.0	1.0	9.0	2.0	10.0	ns
t _{PLZ}	OEAB to B	2.0	10.5	1.0	12.0	2.0	11.0	115
t _S (H)	Setup Time, HIGH or	5.0		5.0		5.0		
t _S (L)	LOW, Bus to Clock	5.0		5.0		5.0		ns
t _H (H)	Hold Time, HIGH or	2.0		2.5		2.0		
t _H (L)	LOW, Bus to Clock	2.0		2.5		2.0		ns
t _W (H)	Clock Pulse Width	5.0		5.0		5.0		
t _W (L)	HIGH or LOW	5.0		5.0		5.0		ns



www.fairchildsemi.com



www.fairchildsemi.com

		- Valend Andre	
•	Vitaris Res	Restort Yours	

Home >>>Products >>>74F652

[Information as of 24-Aug-2000]

74F652

Transceivers/Registers

Generic P/N F652

Contents

General Description
Features
Datasheet
Availability, Models, Samples & Pricing

General Description

These devices consist of bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to HIGH logic level. Output Enable pins (OEAB, OEBA#) are provided to control the transceiver function.

Features

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of non-inverting and inverting data paths

74F652 non-inverting

Datasheet

...

Receive datasheet via E-mail or download now ; use <u>Adobe Acrobat</u> to view...

<u>74F651/74F652 Transceivers/Registers</u> (73 Kbytes; 12-AUG-00)

Availability, Models, Samples & Pricing

Part Number	Crada	Packag		Status	Models		Budgetary Pricing		Std Pack	Package	
	Graue	Туре	# pins		SPICE	IBIS	Quantity	\$US ea	Size	Marking	
74F652ASCX	Comm	SOIC	24	Advanced	N/A	N/A		N/A	N/A	\$Y&Z&2&T 74F652A	
74F652ASC	Comm	SOIC	24	Advanced	N/A	N/A		N/A	N/A	\$Y&Z&2&T 74F652A	
74F652SC	Comm	SOIC	24	Full Production	N/A	N/A		N/A	N/A	\$Y&Z&2&T 74F652	
74F652SCX	Comm	SOIC	24	Full Production	N/A	N/A		N/A	N/A	\$Y&Z&2&T 74F652	
74F652SPC	Comm	MDIP	24	Full Production	N/A	N/A		N/A	N/A	\$Y&Z&4&T 74F652SPC	

Quick Search Company What's New Products Search Tools Contact Fairchild Home