01901

SPEED/PACKAGE AVAILABILITY

54 F,W 54LS F.W 74 B,F 74LS B.F

DESCRIPTION


This synchronous presettable decade counter features an internal carry look-ahead for applications in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

This counter is fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. The clear function for the 54/74LS160 is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of clock, load or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two countenable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the $\mathbf{Q}_{\mathbf{A}}$ output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. Transitions at the enable P or T inputs are allowed regardless of the level of the clock input.

The 54/74LS160 features a fully independent clock circuit. Changes made to control inputs (enable P or T, load or clear) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

PIN CONFIGURATION





PARAMETER MEASUREMENT INFORMATION

TYPICAL CLEAR, PRESET, COUNT AND INHIBIT SEQUENCES

Illustrated below is the following sequence:

- 1. Clear outputs to zero
- 2. Preset to BCD seven
- 3. Count to eight, nine, zero, one, two, and three
- 4. Inhibit





VOLTAGE WAVEFORMS


NOTES:

- A. The input pulses are supplied by a generator having the following characteristics: PRR ≤ 1MHz, duty cycle ≤ 50%, Z_{Out} ≈ 50Ω t_f ≤ 15ns, t_f ≤ 6ns.
- B. Outputs \mathbf{Q}_{D} and carry are tested at \mathbf{t}_{n} +10, where \mathbf{t}_{n} is the bit time when all outputs are low.
- C. V_{ref} = 1.3V.

Load circuit is shown at front of section (totem pole outputs).

FIGURE 1-SWITCHING TIMES






N-BIT SYNCHRONOUS COUNTERS

This application demonstrates how the look-ahead carry circuit can be used to implement a high-speed n-bit counter. The 54/74LS160 will count in BCD. Virtually any count mode (modulo-N, N₁-toN₂, N₁-to-maximum) can be used with this fast look-ahead circuit.

TYPICAL APPLICATION DATA




VOLTAGE WAVEFORMS


NOTES:

- A. The input pulses are supplied by generators having the following characteristics. PRR \leq 1MHz, duty cycle \leq 50%, $Z_{OUt} \approx 500$, $t_{\rm f} \leq$ 15ns, $t_{\rm f} \leq$ 6ns.
- B. Enable P and enable T setup times are measured at tN + 0
- C. V_{ref} = 1.3V.

Load circuit is shown at front of book (totem pole outputs).

BLOCK DIAGRAMS







0|90|

SWITCHING CHARACTERISTICS VCC = 5V, TA = 25°C

				54/74		54/74LS				
TEST CONDITIONS			C _L = 15pF R _L = 400Ω			CL=15pF RL=2KΩ				
PARAMETER		FROM INPUT	TO OUTPUT	MIN	TYP	MAX	MIN	ТҮР	MAX	UNIT
^f Glock ^t W(Clock)	Clock frequency Width of clock input pulse			25 25	32		25 25	32		MHz ns
^t w(Clear)	Width of clear input pulse	:		20			20			ns
^t Setup	Input setup time	D _A -D _D		15						ns
		Enable P		20					1	
		Load		25			ľ			
		A,B,C,D	Q				ot			Ì
		Enable P,	Q				20†			
		Enable T				1				
		Load	Q				20†			
^t Hold	Input hold time	Any		0	į			1		กร
		A,B,C,D			Ì		25†	1		1
		Others					10↑			
Propagat	ion delay time									
tPLH	Low-to-high	Clock	Carry		23	35		23	35	ns
^t PHL	High-to-low				23	35		23	35	
^t PLH	Low-to-high	Cłock	Q	Ì	13	20		16	24	
		(load input high)		1						
^t PHL	High-to-low				15	23		18	27	
[†] PLH	Low-to-high	Clock	Q		17	25		17	25	
		(load input low)			1					
^t PHL	High-to-low		_		19	29		19	29	
[†] PLH	Low-to-high	Enable T	Carry		10	14		15	23	
^t PHL	High-to-low		_		10	14		15	23	
^t PHL	High-to-low	Clear	Q		20	30		26	38	<u> </u>

Load circuit and typical waveforms are shown at the front of section.

SPEED/PACKAGE AVAILABILITY


54 F,W 74 B,F 54LS F,W 74LS B,F

DESCRIPTION

This synchronous presettable binary counter features an internal carry look-ahead for applications in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

This counter is fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the

PIN CONFIGURATION





levels of the enable inputs. The clear function for the 54/74LS161 is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of clock, load or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two countenable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q_A output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. Transitions at the enable P or T inputs are allowed regardless of the level of the clock input.

The 54/74LS161 features a fully independent clock circuit. Changes made to control inputs (enable P or T, load or clear) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

BLOCK DIAGRAMS






PARAMETER MEASUREMENT INFORMATION TYPICAL CLEAR, PRESET, COUNT, AND INHIBIT SEQUENCES

Illustrated below is the following sequence:

- 1. Clear outputs to zero
- 2. Preset to binary twelve
- 3. Count to thirteen, fourteen, fifteen, zero, one, and two
- 4. Inhibit



NOTES

- A. The input pulses are supplied by a generator having the following characteristics: PRR \leq 1MHz, Duty Cycle \leq 50 %, Z_{Out} \approx 500 t_r \leq 15ns, t_f \leq 6ns. B. Outputs Q_D and carry are tested at t_{n+16}, where t_n is the bit time when all outputs are
- C. $V_{ref} = 1.3V$.




FIGURE 1-VOLTAGE WAVEFORMS




FIGURE 2—VOLTAGE WAVEFORMS

NOTES


- A. The input pulses are supplied by generators having the following characteristics: PRR \leq 1MHz, Duty cycle \leq 50%, Z_{Out1} \approx 500, t_f \leq 15ns, t_f \leq 6ns. B. Enable P and T setup times are measured at t_{n+o}. C. V_{fef} \approx 1.3V.

Load circuit is shown at front of book (totem pole output).

TYPICAL APPLICATION DATA

N-BIT SYNCHRONOUS COUNTERS

This application demonstrates how the look-ahead carry circuit can be used to implement a high-speed n-bit counter. The 54/74LS161 will count in binary. Virtually any count mode (modulo-N, N1-toN2, N₁-to-maximum) can be used with this fast look-ahead circuit.



SWITCHING CHARACTERISTICS V_{CC} = 5V, T_A = 25°C

		54/74			54/74LS				
TEST CONDITIONS			C _L =15pF R _L =400Ω			C _L =15pF R _L =2kΩ			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
f _{Clock} Clock frequency t _w (Clock) Width of clock input pulse			25 25	32		25 25	32		MHz ns
t _{w (Clear)} Width of clear input pulse			20			20			กร
t _{Setup} Input setup time	DA - DO Enable P Load A,B,C,D Enable P, Enable T	a a	15 26 25	Į.		0† 20†			ns .
t _{Hold} Input hold time	Load Any A,B,C,D Others	a	0			20† 25† 10†			ns
Propagation delay time									
tpLH Low-to-high tpHL High-to-low	Clock	Carry		23 23	35 35		23 23	35 35	ns
tpLH Low-to-high	Clock (load	 Q input high		13	20		16	24	
tpHL High-to-low	,			15	23		18	27	
tpLH Low-to-high	Clock (load	 Q input low)		17	25		17	25	
tpHL High-to-low				19	29		19	29	
tpLH Low-to-high tpHL High-to-low tpHL High-to-low	Enable T Clear	Carry Q		10 10 20	14 14 30		15 15 26	23 23 38	

Load circuit and typical waveforms shown at the front of section.

SPEED/PACKAGE AVAILABILITY

54 F,W

74 B,F


54LS F,W 74LS B,F

DESCRIPTION

This synchronous presettable decade counter features an internal carry look-ahead for applications in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveforms.

This counter is fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of

PIN CONFIGURATION





the levels of the enable inputs. The clear function for the 54/74LS162 is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the $\mathbf{Q}_{\mathbf{A}}$ output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. Transitions at the enable P or T inputs are allowed regardless of the level of the clock input.

The 54/74LS162 features a fully independent clock circuit. Changes made to control inputs (enable P or T, load or clear) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading or counting) will be dictated solely by the conditions meeting the stable set up and hold times.

BLOCK DIAGRAMS








SWITCHING CHARACTERISTICS $V_{CC} = 6V$, $T_A = 25^{\circ}C$


			54/74						
TEST CONDITIONS			CL=15pF RL=400Ω			54/74L8 CL=15pF RL=2KΩ			
PARAMETER	FROM	TO OUTPUT	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
fClock Clock frequency			25	32		25	32		MHz
tw(Clock) Width of clock input pulse			25			25			ns
t _{w(Clear)} Width of clear input pulse			20			20			ns
t _{Setup} input setup time t _{Hold} input hold time	DA - DD Enable P Load Clear A,B,C,D Enable P, Enable T Load Clear Any A,B,C,D	a a a a	15 20 25 20			0† 20† 20† 20† 25†			пs
Propagation delay time tplH Low-to-high tpHL High-to-low		Carry		23 23	35 35		23 23	35 35	ns
tp _{LH} Low-to-high tp _{HL} High-to-low	Clock (load i	Q nput high)		13 15	20 23		16 18	24 27	
tpLH Low-to-high	Clock (load	Q input low)		17	25		17	25	
t _{PHL} High-to-low				19	29		19	29	
t _{PLH} Low-to-high	Enable T	Carry		10	14		15	23	
tpHL High-to-low tpHL High-to-low	Clear	Q		10 20	14 30		15 26	23 38	

Load circuit typical and waveforms are shown at the front of section.

PARAMETER MEASUREMENT INFORMATION TYPICAL CLEAR, PRESET, COUNT AND INHIBIT SEQUENCES Illustrated below is the following sequence:

- 1. Clear outputs to zero
- 2. Preset to BCD seven
- 3. Count to eight, nine, zero, one, two, and three
- 4. Inhibit






VOLTAGE WAVEFORMS

NOTES:

- A. The input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, duty cycle ≤ 50 %, Z_{OUt} ≈ 50 Ω; t_f < 15 ns, t_f ≤ 6 ns.
 B. Enable P and enable T setup times are measured at t_{n+0}.
- C. V_{ref} = 1.3 V.

FIGURE 2-SWITCHING TIMES



VOLTAGE WAVEFORMS

- A. The input pulses are supplied by a generator having the following characteristics: PRR \leq 1MHz, duty cycle \leq 50 %, $Z_{Out} \approx$ 50 Ω ; $t_f \leq$ 15 ns, $t_f \leq$ 6 ns; vary PRR to measure t_{max} . B. Outputs Q_D and carry are tested at t_{n+10} where t_n is the bit time when all outputs are
- C. V_{ref} = 1.5 V.

Load Circuit information is shown at the front of the book

FIGURE 1-SWITCHING TIMES

TYPICAL APPLICATION DATA

N-BIT SYNCHRONOUS COUNTERS

This application demonstrates how the look-ahead carry circuit can be used to implement a high-speed n-bit counter. The 54/74LS162 will count in BCD. Virtually any count mode (modulo-N, N₁-toN₂, N₁-to-maximum) can be used with this fast look-ahead circuit.

