

BICMOS STATIC RAM 256K (32K x 8-BIT)

PRELIMINARY IDT71B256

FEATURES:

- 32K x 8 BiCEMOS™ Static RAM
- · High-speed address /chip select time
- Military: 20ns
- Commercial: 12/15/20ns
- · One Chip Select plus one Output Enable pin
- Single 5V (±10%) power supply
- Input and output directly TTL-compatible
- Available in 28-pin sidebraze ceramic, 300 mil DIP; 300 mil plastic DIP and 28-pin, 300 mil plastic SOJ packages


DESCRIPTION:

The IDT71B256 is a 262,144-bit high-speed static RAM organized as 32Kx8. It is fabricated using IDT's high-performance high-reliability BiCEMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

Address access times as fast as 12ns are available with power consumption of only 550mW (typ.). All inputs and outputs of the IDT71B256 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.


The IDT71B256 is packaged in a 28-pin, 300-mil sidebraze; 28-pin, 300 mil plastic DIP and 28-pin, 300-mil SOJ packages.

FUNCTIONAL BLOCK DIAGRAM



BICEMOS is a trademark of Integrated Device Technology, Inc.

PIN CONFIGURATION



TOP VIEW

TRUTH TABLE(1)

ĊŚ	ŌE	WE	1/0_	Function			
		Н	Dout	Read			
L	Х	L	DIN	Write			
	Н	Н	Hi-Z	Output Disabled			
Н	х	Х	Hi-Z	Deselect Chip			

NOTE:

1. H = ViH, L = VIL, x = Don't care.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Ts1G	Storage Temperature	-55 to +125	-65 to +125	°C
₽ĭ	Power Dissipation	1.25	1.25	W
lout	DC Output Current	50	50	mA

NOTE:

2958 tbl 02

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Max.	Unit
Cin	Input Capacitance	8	pF
Cout	Output Capacitance	12	ρF

NOTE:

2958 lbi 01

2958 tbl 03

This parameter is guaranteed by device characterization, but not production tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5	_	0.8	٧

NOTE:

1.5V undershoots are allowed for 10ns once per cycle.

2958 tbl 04

DC ELECTRICAL CHARACTERISTICS

 $VCC = 5.0V \pm 10\%$

Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit
ILI	Input Leakage Current	Vcc = Max., Vin = GND to Vcc			10	μА
[ho]	Output Leakage Current	Vcc = Max., CS = ViH, VouT = GND to Vcc		_	10	μА
Vol	Output Low Voltage	loL = 10mA, Vcc = Min.		_	0.5	٧
	i	loL = 8mA, Vcc = Min.		_	0.4	1
Vон	Output High Voltage	IOH = -4mA, VCC = Min.	2.4	_		V

NOTE

1. Typical limits are at Vcc = 5.0V, +25°C ambient.

2958 tbi 05

6

DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%)$

\\\(\text{vec} = \text{0.6}\text{v} \tau \text{.670}\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\								
	-	71B256S12		71B256S15		71B256S20		
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mii.	Unit
lcc	Dynamic Operating Current	200	_	190	-	180	190	mA
	CS = VIL, Outputs Open, Vcc = Max., f = fMAx(2)			_				

NOTES:

All values are maximum guaranteed values.


2. fMAX = 1/tRC.


2958 tbl 05

AC TEST CONDITIONS

AO 1201 OONDINONO				
Input Pulse Levels	GND to 3.0V			
Input Rise/Fall Times	3ns			
Input Timing Reference Levels	1.5V			
Output Reference Levels	1.5V			
Output Load	See Figure 1			

2958 tbl 06





5V 480Ω 5pF° 255Ω 2958 drw 04

(for tolz, tclz, tohz, twhz, tchz, tow)

Figure 1. AC Test Loads

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)


		71B25	6-12 ⁽¹⁾	71B25	6-15 ⁽¹⁾	71B256-20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	Read Cycle							
tRC	Read Cycle Time	12		15		20		ns
taa	Address Access Time	_	12		15		20	ns
tacs	CS Access Time		8		9	1	12	ns
tCLZ ⁽²⁾	CS to Output in Low Z	3	_	4	_	5	_	ns
tcHZ ⁽²⁾	CS to Output in High Z	_	4		5	-	6	ns
tOE	OE to Output Valid	-	8		9	—	10	ns
tOLZ ⁽²⁾	OE to Output Low Z	3		4		5		ns
tonz ⁽²⁾	OE to Output High Z		4	-	5		6	ns
тон	Out Hold from Add Change	3	-	3_		3_		ns
Write Cyc	ile							
twc	Write Cycle Time	12	_	15		20		ns
taw	Address to End of Write	9	_	10		12	_	ns
tas	Address Setup Time	0		0	-	0	_	ns
twp	Write Pulse Width	9		10		12		ns
tcw	CS to End of Write	8	I –	9		10	_	ns
twa	Write Recovery	0	—	0		0		ns
twnz ⁽²⁾	WE to Out in High Z	_	5	_	6	-	7	ns
tDW	Data Setup	5	_	6	_	8	_	ns
tDH	Data Hold	2		2		2	_	ns
tow ⁽²⁾	Output from End of Write	3	_	4		4	_	ns

NOTE:

1. 0° to +70°C temperature range only.

2. This parameter is guaranteed, but not tested.

TIMING WAVEFORM OF READ CYCLE(1,2)




NOTES:


- 1. WE is high for read cycle.
 2. Address valid prior to or coincident with CS transition low.
 3. Transition is measured ±200mV from steady state.

2958 tbl 08

TIMING WAVEFORM OF WRITE CYCLE NO.1 ($\overline{\text{WE}}$ CYCLE) $^{(1,2,4,5,6)}$



TIMING WAVEFORM OF WRITE CYCLE NO.2 $(\overline{\text{CS}} \text{ CYCLE})^{(1,2,4,5)}$



- A write occurs during the overlap (two and twe) of CS low and WE low.
 twe is measured from the earlier of CS or WE being deasserted.
- During this period, the I/O pins are in the output state, and input signals must not be applied on these pins.
- 4. If CS is asserted coincident with or after WE goes low, the output will remain in a high impedance state.
 5. If CS is deasserted coincident with or before WE goes high, the output will remain in a high impedance state.
- 6. The transition is measured ±200mV from steady state with a 5pF load.
- 7. If OE is low during a WE controlled write cycle, the write pulse width must be the larger of two or (twiz+tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

ORDERING INFORMATION

