


QUAD TYPE D FLIP-FLOP


MC4015L,P*

ADVANCE INFORMATION / NEW PRODUCT



This quad type D flip-flop triggers on the positive edge of the clock input. During the clock transition the state of the D input is transferred to the Q output. The device is useful in shift registers and simple counters.

Power dissipation is minimized and output drive capability is maximized by connecting low and high-level gates as shown by the logic diagram to form each of the four flip-flops.




TRUTH TABLE


D	Q _{n-1}	Q _n
0	0	0
0	1	0
1	0	1
1	1	1

Q_{n-1} = time period prior to clock pulse
Q_n = time period following clock pulse

LOW-LEVEL GATE



HIGH-LEVEL GATE



OPERATING CHARACTERISTICS

Data must be present at the D input 15 ns prior to the rise of the clock, and remain 5.0 ns after the clock signal rises. Data may be changed any time during the clock cycle except the interval between the setup time (15 ns) and the hold time (5.0 ns) without affecting the operation of the flip-flop. The data input is inhibited when the clock is high. When the clock is in the low state, the input steering section continually reflects the state of the D input. Information present at the D input during the time interval between the setup and hold times is transferred to the bistable section on the positive edge of the clock, and outputs Q and \bar{Q} respond accordingly.

The flip-flops can be set or reset directly at any time, regardless of the state of the clock, by applying a low state to the direct Set or Reset inputs.

* L suffix = 16-pin dual in-line ceramic package (Case 620).
P suffix = 16-pin dual in-line plastic package (Case 612).

29

MC4015L, P (continued)

INPUT and OUTPUT LOADING FACTORS
with respect to M TTL and MD TL families

FAMILY	MC4000 INPUT LOADING FACTOR	MC4000 OUTPUT LOADING FACTOR
MC4000	1.0	11
MC400	1.0	10
MC2000	0.67	6
MC3000	0.7	8
MC7400	1.0	10
MC830	1.15**	12

Note: Differences in MC4000 series loading factors result from differences in specifications for each family.

** Applies only when input is being driven by MD TL gate with 2.0 k ohm pullup resistor. Logic "1" state drive limitations of gates with 6.0 k ohm pullup resistors reduce drive capability to fan-out of 3.

DC ELECTRICAL CHARACTERISTICS

(T_A = 0 to 75°C)

Characteristic	Symbol	Value	Conditions
Input			
Forward Current - D SET RESET, CLOCK	I _{F1}	-1.6 mAdc max -3.2 mAdc max -12.8 mAdc max	V _{in} = 0.4 Vdc, V _{CC} = 5.25 Vdc
D SET RESET, CLOCK	I _{F2}	-1.4 mAdc max -2.8 mAdc max -11.2 mAdc max	V _{in} = 0.4 Vdc, V _{CC} = 4.75 Vdc
Leakage Current - D SET RESET, CLOCK	I _R	40 μAdc max 80 μAdc max 320 μAdc max	V _{in} = 2.5 Vdc, V _{CC} = 5.25 Vdc
Breakdown Voltage	BV _{in}	5.5 Vdc max	I _{in} = 1.0 mAdc, V _{CC} = 5.25 Vdc, T _A = 25°C
Clamp Voltage	V _D	-1.5 Vdc max	I _D = -10 mAdc, V _{CC} = 4.75 Vdc, T _A = 25°C
Threshold Voltage	V _{th} "1"	2.0 Vdc	T _A = 0°C
		1.8 Vdc	T _A = +25°C, or T _A = +75°C
		1.1 Vdc	T _A = 0°C, or T _A = +25°C
		0.9 Vdc	T _A = +75°C
Output			
Output Voltage	V _{OL}	0.4 Vdc max	RESET = 0, I _{OL} = 16 mAdc, V _{CC} = 4.75 Vdc
		0.4 Vdc max	RESET = 0, I _{OL} = 17.6 mAdc, V _{CC} = 5.25 Vdc
	V _{OH}	2.5 Vdc min	SET = 0, I _{OH} = -1.6 mAdc, V _{CC} = 4.75 Vdc
Short-Circuit Current	I _{SC}	-20 to -65 mAdc	V _{CC} = 5.0 Vdc, output grounded

30

The DSP56008 signals that may be programmed as General Purpose I/O are listed with their primary function in **Table 3-9**.

Table 3-9 DSP56002 General Purpose I/O Pin Identification in PGA Package

Pin Number	Primary Function	Port	GPIO ID
E11	H0	B	PB0
D11	H1		PB1
C11	H2		PB2
E10	H3		PB3
D10	H4		PB4
B12	H5		PB5
A11	H6		PB6
B11	H7		PB7
C9	HA0		PB8
B9	HA1		PB9
A9	HA2		PB10
D9	$\overline{\text{HR/W}}$		PB11
B10	$\overline{\text{HEN}}$		PB12
C10	$\overline{\text{HREQ}}$		PB13
A10	$\overline{\text{HACK}}$	PB14	
C12	RXD	C	PC0
D12	TXD		PC1
E12	SCLK		PC2
F11	SC0		PC3
G12	SC1		PC4
F13	SC2		PC5
F12	SCK		PC6
G13	SRD		PC7
G11	STD	PC8	
H11	TIO	No port assigned	