- Inputs are TTL-Voltage Compatible

- High-Speed Bus Transceivers With Parity Generator/Checker

- Parity-Error-Flag Open-Drain Output

- Register for Storage of the Parity-Error Flag

- Flow-Through Architecture Optimizes PCB Layout

- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise

- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process

- 500-mA Typical Latch-Up Immunity at 125°C

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

54ACT11833 . . . JT PACKAGE
74ACT11833 . . . DW OR NT PACKAGE
(TOP VIEW)

PARITY	1	28	$\overline{OEA}$
A1	2	27	$\overline{OEB}$
A2	3	26	B1
A3	4	25	B2
A4	5	24	B3
GND	6	23	B4
GND	7	22	V_{CC}
GND	8	21	V_{CC}
GND	9	20	B5
A5	10	19	B6
A6	11	18	B7
A7	12	17	B8
A8	13	16	$\overline{CLR}$
$\overline{ERR}$	14	15	CLK

54ACT11833 . . . FK PACKAGE
(TOP VIEW)

Top pins (left to right): B2, B3, B4, V_{CC}, V_{CC}, B5, B6

	pin		pin
B1	5	25	B7
$\overline{OEB}$	6	24	B8
$\overline{OEA}$	7	23	$\overline{CLR}$
PARITY	8	22	CLK
A1	9	21	$\overline{ERR}$
A2	10	20	A8
A3	11	19	A7

Top numbers: 4 3 2 1 28 27 26
Bottom numbers: 12 13 14 15 16 17 18
Bottom pins (left to right): A4, GND, GND, GND, GND, A5, A6

description

The 'ACT11833 is an 8-bit to 9-bit parity transceiver designed for two-way communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the $\overline{ERR}$ output will indicate whether or not an error in the B data has occurred. The output enable inputs $\overline{OEA}$ and $\overline{OEB}$ can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd output (PARITY) and monitors the parity of the I/O ports with an open-drain parity error flag ($\overline{ERR}$). $\overline{ERR}$ is clocked into the register on the rising edge of the CLK input. The error flag register is cleared with a low pulse on the $\overline{CLR}$ input. When both $\overline{OEA}$ and $\overline{OEB}$ are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

The 54ACT11833 is characterized for operation over the full military temperature range of − 55°C to 125°C. The 74ACT11833 is characterized for operation from − 40°C to 85°C.

PRODUCT PREVIEW

TEXAS INSTRUMENTS

Function Table

INPUTS						OUTPUT AND I/O				FUNCTION
$\overline{\text{OEB}}$	$\overline{\text{OEA}}$	$\overline{\text{CLR}}$	CLK	Ai Σ of H's	Bi† Σ of H's	A	B	PARITY	$\overline{\text{ERR}}$	
L	H	X	X	Odd Even	NA	NA	A	L H	NA	A data to B bus and Generate Parity
H	L	H	•	NA	Odd Even	B	NA	NA	H L	B Data to A Bus and Check Parity
X	X	L	X	X	X	X	NA	NA	H	Clear Error Flag Register
H	H	H L H H	Not↑ Not↑ • •	X X Odd Even	X	Z	Z	Z	NC H H L	Isolation‡
L	L	X	X	Odd Even	NA	NA	A	H L	NA	A Data to B Bus and Generate Inverted Parity

NA = Not applicable, NC = No change, X = Don't care

† Summation of high-level inputs includes PARITY along with Bi inputs.

‡ In this mode, the $\overline{\text{ERR}}$ output, when clocked, shows inverted parity of the A bus.

logic diagram (positive logic)

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Error-Flag Function Table

INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT	FUNCTION
$\overline{\text{CLR}}$	CLK	POINT "P"	$\overline{\text{ERR}}$ n-1	$\overline{\text{ERR}}$	
H	↑	H	H	H	
H	↑	X	L	L	Sample
H	↑	L	X	L	
L	X	X	X	H	Clear

$\overline{\text{ERR}}$ n-1 represents the state of the $\overline{\text{ERR}}$ output before any changes at $\overline{\text{CLR}}$, CLK, or point "P".

error-flag waveforms

TEXAS
INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	– 0.5 V to 7 V
Input voltage range, V_I (see Note 1)	– 0.5 V to V_{CC} + 0.5 V
Output voltage range, V_O (see Note 1)	– 0.5 V to V_{CC} + 0.5 V
Input clamp current, I_{IK} (V_I < 0 or V_I > V_{CC})	±20 mA
Output clamp current, I_{OK} (V_O < 0 or V_O > V_{CC})	±50 mA
Continuous output current, I_O (V_O = 0 to V_{CC})	±50 mA
Continuous current through V_{CC} or GND pins	±225 mA
Storage temperature range	– 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		54ACT11833			74ACT11833			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
V_I	Input voltage	0		V_{CC}	0		V_{CC}	V
V_O	Output voltage	0		V_{CC}	0		V_{CC}	V
I_{OH}	High-level output current			– 24			– 24	mA
I_{OL}	Low-level output current			24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
T_A	Operating free-air temperature	– 55		125	– 40		85	°C

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V_CC	T_A = 25°C MIN	TYP	MAX	54ACT11833 MIN	MAX	74ACT11833 MIN	MAX	UNIT
V_{OH}	All outputs except $\overline{ERR}$	$I_{OH} = -50\ \mu A$	4.5 V	4.4			4.4		4.4		V
			5.5 V	5.4			5.4		5.4		
		$I_{OH} = -24\ mA$	4.5 V	3.94			3.7		3.8		
			5.5 V	4.94			4.7		4.8		
		$I_{OH} = -50\ mA^†$	5.5 V				3.85				
		$I_{OH} = -75\ mA^†$	5.5 V						3.85		
V_{OL}		$I_{OL} = 50\ \mu A$	4.5 V			0.1		0.1		0.1	V
			5.5 V			0.1		0.1		0.1	
		$I_{OL} = 24\ mA$	4.5 V			0.36		0.5		0.44	
			5.5 V			0.36		0.5		0.44	
		$I_{OL} = 50\ mA^†$	5.5 V					1.65			
		$I_{OL} = 75\ mA^†$	5.5 V							1.65	
I_I	$\overline{OEA}, \overline{OEB}$, CLK, and $\overline{CLR}$	$V_I = V_{CC}$ or GND	5.5 V			± 0.1		± 1		± 1	μA
I_{OZ}	A or B ports, PARITY‡	$V_O = V_{CC}$ or GND	5.5 V			± 0.5		± 10		± 5	μA
I_{CC}		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μA
ΔI_{CC}§		One input at 3.4 V, Other inputs at GND or V_{CC}	5.5 V			0.9		1		1	mA
C_i	$\overline{OEA}, \overline{OEB}$, CLK, and $\overline{CLR}$	$V_I = V_{CC}$ or GND	5 V		4.5						pF
C_{io}	A or B ports, PARITY	$V_O = V_{CC}$ or GND	5 V		12						

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.
§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to V_{CC}.

timing requirements over recommended operating free-air temperature range, $V_{CC} = 5\ V \pm 0.5\ V$ (unless otherwise noted) (see Note 2)

			T_A = 25°C MIN	MAX	54ACT11833 MIN	MAX	74ACT11833 MIN	MAX	UNIT
t_w	Pulse duration	CLK high	5		5		5		ns
		CLK low	5		5		5		
		$\overline{CLR}$ low	5		5		5		
t_{su}	Setup time before CLK↑	Bi and PARITY	14		14		14		ns
		$\overline{CLR}$ inactive	2		2		2		
t_h	Hold time after CLK ↑, Bi and PARITY		0		0		0		ns

NOTE 2: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, $V_{CC} = 5\ V$, $T_A = 25°C$

PARAMETER			TEST CONDITIONS		TYP	UNIT
C_{pd} Power dissipation capacitance per transceiver	Outputs enabled	A to B	$C_L = 50\ pF$,	$f = 1\ MHz$	87	pF
		B to A			60	
	Outputs disabled	A to B	$C_L = 50\ pF$,	$f = 1\ MHz$	28	pF
		B to A			8	

PRODUCT PREVIEW

TEXAS INSTRUMENTS