11

Ī



High-Speed, Low-Power Voltage Feedback Op Amp

CLC440

APPLICATIONS:

- · Professional video
- · Graphics workstations
- Test equipment
- · Video switching & routing
- Communications
- · Medical imaging
- A/D drivers
- Photo diode transimpedance amplifiers
- Improved replacement for CLC420 or OPA620

DESCRIPTION

The CLC440 is a wideband, low-power, voltage feedback op amp that offers 750MHz unity-gain bandwidth, 1500V/µs slew rate, and 90mA output current. For video applications, the CLC440 sets new standards for voltage feedback monolithics by offering the impressive combination of 0.015% differential gain and 0.025° differential phase errors while dissipating a mere 70mW.


The CLC440 incorporates the proven properties of Comlinear's current feedback amplifiers (high bandwidth, fast slewing, etc.) into a "classical" voltage feedback architecture. This amplifier possesses truly differential and fully symmetrical inputs both having a high $900k\Omega$ impedance with matched low input bias currents. Furthermore, since the CLC440 incorporates voltage feedback, a specific R_f is not required for stability. This flexibility in choosing R_f allows for numerous applications in wideband filtering and integration.


Unlike several other high-speed voltage feedback op amps, the CLC440 operates with a wide range of dual or single supplies allowing for use in a multitude of applications with limited supply availability. The CLC440's low $3.5 \text{nV}/\sqrt{\text{Hz}(e_n)}$ and $2.5 \text{pA}/\sqrt{\text{Hz}(i_n)}$ noise sets a very low noise floor.


FEATURES:

- · Unity-gain stable
- High unity-gain bandwidth: 750MHzUltra-low differential gain: 0.015%
- Very low differential phase: 0.025°
- Low power: 70mW
- Extremely fast slew rate: 1500V/μs
- High output current: 90mA
- Low noise: 3.5nV/√Hz
- Dual ±2.5V to ±6V
 - or single 5V to 12V supplies

Frequency Response $(A_V = +2V/V)$







Comlinear Corporation • 4800 Wheaton Drive • Fort Collins, CO 80525 • (800) 776-0500 • FAX (970) 226-6761 • Internet: clc_apps@cc.com

DS440.02

3-69

May 1995

CLC440 Electrical Characteristics (A_V = +2, R_f = R_g = 250Ω: V_{cc} = +5V, R_L = 100Ω unless specified)

PARAMETERS CONDITIONS		TYP	GUARANTEED MIN/MAX			UNITS	NOTES
Ambient Temperature	CLC440	+25°C	+25°C	0 to 70°C	-40 to 85°C		
FREQUENCY DOMAIN RESPON	ISE						
-3dB bandwidth A _V =+2	$V_{\text{out}} < 0.2V_{\text{po}}$	260	190	165	160	MHz	В
•	$V_{\text{out}} < 4.0 V_{\text{pp}}$	190	150	135	130	MHz	
-3dB bandwidth $A_V = +1$	$V_{out} < 0.2V_{op}$	750				MHz	
gain bandwidth product	$V_{aut} < 0.2V_{aut}$	230				MHz	
gain flatness	V_{out} < 2.0 V_{pp} DC to 75MHz V_{out} < 2.0 V_{pp} DC to 75MHz 4.43MHz, R _L =150 Ω	0.05	0.15	0.20	0.20	dB	
linear phase deviation	V _{out} < 2.0V _{pp} DC to 75MHz	0.8	1.2	1.5	1.5	deg	
differential gain	4.43MHZ, H _L =150Ω	0.015	0.03	0.04	0.04	% doo	
differential phase	4.43MHz, R _L =150Ω	0.025	0.05	0.06	0.06	deg	
TIME DOMAIN RESPONSE							
rise and fall time	2V step	1.5	2.0	2.2	2.5	ns	
	4V step	3.2	4.2	4.5	5.0	ns	
settling time to 0.05%	2V step	10	14	16	16	ns	
overshoot	4V step	7	13	13	13	%	
slew rate	4V step, ±0.5V crossing	1500	900	750	600	V/µs	
DISTORTION AND NOISE RESP					1		
2nd harmonic distortion	2V _{pp} , 5MHz	-69	-59	-59	-59	dBc	
	2V _{no.} 20MHz	-57	-48	-48	-48	dBc	В
3rd harmonic distortion	2V _{pp} , 5MHz	-70	-65	-64	-64	dBc	
	2V _{pp} , 20MHz	-51	-46	-44	-44	dBc	В
equivalent input noise							
voltage	>1MHz	3.5	4.5	5.0	5.0	nV/√Hz	
current	>1MHz	2.5	3.5	4.0	4.0	pA/√Hz	
STATIC DC PERFORMANCE							ļ
input offset voltage		1.0	3.0	3.5	3.5	mV	Α
average drift		5.0		10	10	μV/°C	
input bias current		10	30	35	40	μΑ	A
average drift		30		50	60	nĀ∕°C	
input offset current		0.5	1.0	2.0	2.0	μΑ	A
average drift		3.0		10	10	nA/°C	
power supply rejection ratio	DC	65	58	58	58	dB	A
common-mode rejection ratio	DC	80	65	60	60	dB	
supply current	R _L = ∞	7.0	7.5	8.0	8.0	mA	Α
MICCELL ANEOUS DEDECT:	NOT						
MISCELLANEOUS PERFORMA input resistance	common-mode	900	500	400	300	kΩ	
input resistance	common-mode	1.2	2.0	2.0	2.0	pF	
input capacitarios	differential-mode	0.5	1.0	1.0	1.0	ρF	
input voltage range	common-mode	±3.0	±2.8	±2.7	±2.7	l V	
output voltage range	$R_i = 100\Omega$	±2.5	±2.3	±2.2	±2.2	ľ	
output voltage range	$R_1 = \infty$	±3.0	±2.8	±2.7	±2.6	ľ	
output current	· · · · ·	±90	±80	±65	±45	mA	

Absolute	Maximum	Ratings
eupply	<u> </u>	

voltage supply ±6V lout is short circuit protected to ground common-mode input voltage ±Vcc maximum junction temperature +175°C storage temperature range -65°C to +150°C lead temperature (soldering 10 sec) +300°C

Notes

A) J-level: spec is 100% tested at +25°C, sample tested at +85°C. LC/MC-level: spec is 100% wafer probed at +25°C.

B) J-level: spec is sample tested at +25°C.

		Or	derin	g Into	ormat	ion		
								_
_	-	_					-	ī


Model_	Temperature Range	Description		
CLC440AJP	-40°C to +85°C	8-pin PDIP		
CLC440AJE	-40°C to +85°C	8-pin SOIC		
CLC440ALC	-55°C to +125°C	dice		
CLC440SMD	-55°C to +125°C	8-pin CerDIP, MIL-STD-883		
CLC440AMC	-55°C to +125°C	dice, MIL-STD-883		

Package Thermal Resistance


Package	θ _{jc}	θ_{ja}
Plastic (AJP)	90°/W	105°/W
Surface Mount (AJE)	110°/W	130°/W
CerDip	40°/W	130°/W

Comlinear reserves the right to change specifications without notice.

CLC440 Typical Performance Characteristics (A_V = +2, R_f = 250Ω: V_{CC} = +5V, R_f = 100Ω unless specified) Non-Inverting Frequency Response inverting Frequency Response Frequency Response vs. Load Ay = 1(R_i = 0) Magnitude (1dB/div) Magnitude (1dB/div) Magnitude (1dB/div) Phase (deg) Phase (deg) -90 -270 -90 -135 -315 -135 -180 -180 1000 Frequency (MHz) Frequency (MHz) Frequency (MHz) Frequency Response vs. Vout Frequency Response vs. Capacitive Load Gain Flatness and Linear Phase Magnitude (0.05dB/div) Magnitude (1dB/div) Magnitude (1dB/div) Phase Phase (deg) (1.0deg/div) -90 -135 -135 180 180 10 75 Frequency (MHz) Frequency (MHz) Frequency (7.5MHz/div) Open Loop Gain and Phase Equivalent Input Noise Noise Voltage (nV/√Hz) Noise Current (pA/vHz) Open Loop Gain (dB) 20 -20 -270 100k 1k 100M 100 1000 10000 100M 100 1k 100k Frequency (MHz) R Frequency (Hz) Harmonic Distortion vs. Frequency 1dB Compression PSRR, CMRR, and Closed Loop Rout -55 Distortion (dBc) Gain (1dB/div) -65 € Ŗ -75 3rd R_L = 100 20 -95 0.1 Frequency (MHz) Output Power (Pout) Frequency (Hz)



CLC440 Typical Performance Characteristics (A_V = +2, R_f = 250Ω: V_{CC} = +5V, R_f = 100Ω unless specified)



APPLICATION INFORMATION

10.5 10.4

10.3 10.2

10-7 10-8

10-8

General Design Equations

Time (ns)

The CLC440 is a unity gain stable voltage feedback amplifier. The matched input bias currents track well over temperature. This allows the DC offset to be minimized by matching the impedance seen by both inputs.

Gain

The non-inverting and inverting gain equations for the CLC440 are as follows:

Non-inverting Gain:
$$1 + \frac{R_f}{R_g}$$

Inverting Gain:
$$-\frac{R_f}{R_a}$$

Gain Bandwidth Product

The CLC440 is a voltage feedback amplifier, whose closed-loop bandwidth is approximately equal to the gain-bandwidth product (GBP) divided by the gain (Av). For gains greater than 5, Av sets the closed-loop bandwidth of the CLC440.

Closed Loop Bandwidth =
$$\frac{GBP}{A_v}$$

$$A_v = \frac{\left(R_f + R_g\right)}{R_g}$$

For gains less than 5, refer to the frequency response plots to determine maximum bandwidth.

Output Drive and Settling Time Performance

The CLC440 has large output current capability. The 90mA of output current makes the CLC440 an excellent choice for applications such as:

Common-Mode Input Voltage (V)

- Video Line Drivers
- Distribution Amplifiers

When driving a capacitive load or coaxial cable, include a series resistance $R_{\rm S}$ to back match or improve settling time. Refer to the "Settling Time vs Capacitive Load" plot in the typical performance section to determine the recommended resistance for various capacitive loads.

When driving resistive loads of under 500Ω , settling time performance diminishes. This degradation occurs because a small change in voltage on the output causes a large change of current in the power supplies. This current creates ringing on the power supplies. A small resistor will dampen this effect if placed in series with the $6.8\mu F$ bypass capacitor.

Noise Figure

Noise Figure (NF) is a measure of noise degradation caused by an amplifier.

$$NF = 10LOG \left(\frac{S_i/N_i}{S_o/N_o} \right) = 10LOG \left(\frac{{e_{ni}}^2}{{e_t}^2} \right)$$

where,

e_{ni} = Total Equivalent Input Noise Density Due to the Amplifier


 e_t = Thermal Voltage Noise ($\sqrt{4kTR}_{seq}$)

11

I

Figure 1 shows the noise model for the non-inverting amplifier configuration. The model includes all of the following noise sources:

- Input voltage noise (e_n)
- Input current noise (i_n = i_{n+} = i_{n-})
- Thermal Voltage Noise (e_t) associated with each external resistor



Rseq = Rs for Unterminated Systems Rseq = Rs II RT for Terminated Systems

Figure 1: Non-inverting Amplifier Noise Model

The total equivalent input noise density is calculated by using the noise model shown. Equations 1 and 2 represent the noise equation and the resulting equation for

$$e_{ni} = \sqrt{{e_n}^2 + {i_n}^2 \bigg({R_{seq}}^2 + \bigg({R_f IIR_g}\bigg)^2\bigg) + 4kTR_{seq} + 4kT\bigg({R_f IIR_g}\bigg)}$$

Equation 1: Noise Equation

$$NF = 10LOG \left(\frac{e_n^2 + i_n^2 \left(R_{seq}^2 + \left(R_i II R_g \right)^2 \right) + 4kT R_{seq} + 4kT \left(R_i II R_g \right)}{4kT R_{seq}} \right)$$

Equation 2: Noise Figure Equation

The noise figure is related to the equivalent source resistance (R_{seq}) and the parallel combination of R_f and Ra. To minimize noise figure, the following steps are recommended:

- Minimize R_fIIR_g
 Choose the optimum R_s (R_{OPT})

ROPT is the point at which the NF curve reaches a minimum and is approximated by:

$$R_{OPT} \cong \frac{e_n}{i_n}$$

Figure 2 is a plot of NF vs R_s with $R_f = 0$, $R_a = \infty$ ($A_v = +1$). The NF curves for both Unterminated and Terminated systems are shown. The Terminated curve assumes $R_s = R_T$. The table indicates the NF for various source resistances including $R_s = R_{OPT}$.

Layout Considerations

A proper printed circuit layout is essential for achieving high frequency performance. Comlinear provides evaluation boards for the CLC440 (730055-DIP. 730060-SOIC) and suggests their use as a guide for high frequency layout and as an aid in device testing and characterization.




Figure 2: Noise Figure vs. Source Resistance

These boards were laid out for optimum, high-speed performance. The ground plane was removed near the input and output pins to reduce parasitic capacitance. And all trace lengths were minimized to reduce series inductances.

Supply bypassing is required for the amplifiers performance. The bypass capacitors provide a low impedance return current path at the supply pins. They also provide high frequency filtering on the power supply traces. 6.8µF tantalum, 0.01µF ceramic, and 500pF ceramic capacitors are recommended on both sup-Place the 6.8µF capacitors within 0.75 inches of the power pins, and the 0.01µF and 500pF capacitors less than 0.1 inches from the power pins.

Dip sockets add parasitic capacitance and inductance which can cause peaking in the frequency response and overshoot in the time domain response. If sockets are necessary, flush-mount socket pins are recommended. The device holes in the 730055 evaluation board are sized for Cambion P/N 450-2598 socket pins, or their functional equivalent.

Applications Circuits

Transimpedance Amplifier

The low 2.5pA√Hz input current noise and unity gain stability make the CLC440 an excellent choice for transimpedance applications. Figure 3 illustrates a low noise transimpedance amplifier that is commonly implemented with photo diodes. R_f sets the transimpedance gain. The photo diode current multiplied by R_f determines the output voltage.




Figure 3: Transimpedance Amplifier Configuration

The capacitances are defined as:

- C_{in} = Internal Input Capacitance of the CLC440 (typ 1.2pF)
- C_d = Equivalent Diode Capacitance
- C_f = Feedback Capacitance

The transimpedance plot in the typical performance section provides the recommended $C_{\rm f}$ and expected bandwidth for different gains and diode capacitances. The feedback capacitances indicated on the plot give optimum gain flatness and stability. If a smaller capacitance is used, then peaking will occur. The frequency response shown in Figure 4 illustrates the influence of the feedback capacitance on gain flatness.




Figure 4

The total input current noise density (i_{ni}) for the basic transimpedance configuration is shown in Equation 3. The plot of current noise density versus feedback resistance is shown in Figure 5.




Figure 5

$$i_{ni} = \sqrt{i_n + \left(\frac{e_{n^2}}{R_f}\right)^2 + \frac{4kT}{R_f}}$$

Equation 3: Total Equivalent Input Referred Current Noise Density

Rectifier

The large bandwidth of the CLC440 allows for high speed rectification. A common rectifier topology is shown in Figure 6. R_1 and R_2 set the gain of the rectifier. V_{out} for a 5MHz, $2V_{pp}$ sinusoidal input is shown in Figure 7.




Figure 6: Rectifier Topology




Figure 7: Rectifier Output

Tunable Low Pass Filter

The center frequency of the low pass filter (LPF) can be adjusted by varying the CLC522 gain control voltage, V_g.




Figure 8: Tunable Low Pass Filter

Applications Support

Comlinear maintains a staff of applications engineers who are available for design and application assistance. To make use of this service call (800) 776-0500 or (970) 225-7422.

П