

MICRON**MT5C1005 883C**
256K x 4 SRAM

T-46-23-10

MILITARY SRAM

256K x 4 SRAM

FAST SRAM

AVAILABLE AS MILITARY SPECIFICATIONS

- MIL-STD-883, Class B
- Radiation tolerant (consult factory)

FEATURES

- High speed: 20, 25, 35 and 45ns
- Battery Backup: 2V data retention
- Low power standby
- Power down (gated inputs)
- High-performance, low-power, CMOS double-metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} and \overline{OE} options
- All inputs and outputs are TTL compatible

OPTIONS

- Timing

20ns access	-20
25ns access	-25
35ns access	-35
45ns access	-45
55ns access	-55*
70ns access	-70*
- Packages

Ceramic DIP (400 mil)	C
Ceramic Flat Pack	F
Ceramic LCC	EC
Ceramic SOJ	DCJ
- 2V data retention, low power standby L
- Power down (gated inputs) P

*Electrical characteristics identical to those provided for the 45ns access devices.


GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology. Micron SRAMs are manufactured and quality controlled in the USA at our modern Boise, Idaho, facility.


For flexibility in high-speed memory applications, Micron offers chip enable (\overline{CE}) and output enable (\overline{OE}) capability. These enhancements can place the outputs in High-Z for additional flexibility in system design. Writing to

PIN ASSIGNMENT (Top View)


28-Pin DIP



32-Pin LCC 32-Pin SOJ



32-Pin Flat Pack



these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH while \overline{CE} and \overline{OE} go LOW. The devices offer a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


The "L" version provides an approximate 50 percent reduction in CMOS standby current (I_{sbc2}) over the standard version. The "P" version provides an approximate 80 percent reduction in TTL standby current (I_{sbt1}). This is achieved by including gated inputs on the \overline{WE} , \overline{OE} and address lines. The gated inputs also facilitate the design of battery-backed systems where the designer needs to protect against inadvertent battery-current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

FUNCTIONAL BLOCK DIAGRAM

T-46-23-10

FAST SRAM



NOTE: The two least significant row address bits (A11 and A3) are encoded using gray code.

TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

MICRON**MT5C1005 883C**
256K x 4 SRAM**T-46-23-10****ABSOLUTE MAXIMUM RATINGS***

Voltage on Any Input or DQ Relative to Vss -2V to +7V
 Voltage on Vcc Supply Relative to Vss -1V to +7V
 Storage Temperature -65°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA
 Lead Temperature (soldering 10 seconds) +260°C
 Junction Temperature +175°C

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS(-55°C ≤ T_C ≤ 125°C; V_{CC} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1.0	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX				UNITS	NOTES
			-20	-25	-35	-45		
Power Supply Current: Operating	CE ≤ V _{IL} ; V _{CC} = MAX f = MAX = 1/τ _{RC} (MIN) Outputs Open	I _{CC}	155	140	125	115	mA	3
Power Supply Current: Standby	CE ≥ V _{IH} ; V _{CC} = MAX f = MAX = 1/τ _{RC} (MIN) Outputs Open	I _{SBT1}	40	35	32	30	mA	
	"P" Version Only	I _{SBT1}	10	10	10	10	mA	
	CE ≥ V _{IH} , All Other Inputs ≤ V _{IL} or ≥ V _{IH} , V _{CC} = MAX f = 0 Hz	I _{SBT2}	25	25	25	25	mA	
	"P" Version Only	I _{SBT2}	10	10	10	10	mA	
	CE ≥ V _{CC} - 0.2V; V _{CC} = MAX V _{IL} ≤ V _{SS} + 0.2V V _{IH} ≥ V _{CC} - 0.2V; f = 0 Hz	I _{SBC2}	10	10	10	10	mA	
	"L" Version Only	I _{SBC2}	5	5	5	5	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A0-A2, A12-A15)	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		10	pF	4
Output Capacitance (DQ1-DQ4)		C _O		8	pF	4
Input Capacitance (All Other Inputs)		C _I		8	pF	4

FAST SRAM

MICRON**MT5C1005 883C
256K x 4 SRAM****T-46-23-10****ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**(Note 5) $(-55^{\circ}\text{C} \leq T_C \leq 125^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\%)$ **FAST SRAM**

DESCRIPTION	SYM	-20		-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle											
READ cycle time	t_{RC}	20		25		35		45		ns	
Address access time	t_{AA}		20		25		35		45	ns	
Chip Enable access time	t_{ACE}		20		25		35		45	ns	
Output hold from address change	t_{OH}	3		3		3		3		ns	
Chip Enable to output in Low-Z	t_{LZCE}	5		5		5		5		ns	7
Chip disable to output in High-Z	t_{HZCE}		8		10		15		18	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		0		ns	
Chip disable to power-down time	t_{PD}		20		25		35		45	ns	
Output Enable access time	t_{AOE}		7		8		12		15	ns	
Output Enable to output in Low-Z	t_{LZOE}	0		0		0		0		ns	
Output disable to output in High-Z	t_{HZOE}		7		9		12		15	ns	6
WRITE Cycle											
WRITE cycle time	t_{WC}	20		25		35		45		ns	
Chip Enable to end of write	t_{CW}	15		16		20		25		ns	
Address valid to end of write	t_{AW}	15		16		20		25		ns	
Address setup time	t_{AS}	0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		ns	
WRITE pulse width	t_{WP}	15		16		20		25		ns	
Data setup time	t_{DS}	8		10		13		15		ns	
Data hold time	t_{DH}	0		0		0		0		ns	
Write disable to output in Low-Z	t_{LZWE}	4		4		4		4		ns	7
Write Enable to output in High-Z	t_{HZWE}	0	9	0	10	0	13	0	15	ns	6, 7

MICRON

MT5C1005 883C
256K x 4 SRAM

T-46-23-10

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to V_{ss} (GND).
2. -3V for pulse width < 20ns.
3. I_{cc} is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded, and $f = \frac{1}{t_{RC} (MIN)}$ Hz
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE, ^tHZOE and ^tHZWE are specified with CL = 5 pF as in Fig. 2. Transition is measured ± 500mV typical from steady state voltage, allowing for actual tester RC time constant.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE and ^tHZWE is less than ^tLZWE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. Chip enable and output enable are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^tRC = READ cycle time.
12. Chip enable (\overline{CE}) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{cc} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{cc} - 0.2V)$ $V_{IN} \geq (V_{cc} - 0.2V)$ or $\leq 0.2V$	I _{ccDR}	V _{cc} = 2V		1.0	mA	
	V _{cc} = 3V			1.5	mA		
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11

LOW V_{cc} DATA RETENTION WAVEFORM




FAST SRAM


READ CYCLE NO. 1 8, 9



T-46-23-10

FAST SRAM



READ CYCLE NO. 2 7, 8, 10




 DON'T CARE
 UNDEFINED

MICRON


MT5C1005 883C
256K x 4 SRAM

T-46-23-10

WRITE CYCLE NO. 1 ¹²
(Chip Enable Controlled)



WRITE CYCLE NO. 2 ^{7, 12}
(Write Enable Controlled)



▨ DON'T CARE
▩ UNDEFINED

NOTE: Output enable (\overline{OE}) is inactive (HIGH).

FAST SRAM

MICRON**MT5C1005 883C
256K x 4 SRAM****ELECTRICAL TEST REQUIREMENTS****T-46-23-10****FAST SRAM**

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (per Method 5005, Table I)
INTERIM ELECTRICAL (PRE-BURN-IN) TEST PARAMETERS (Method 5004)	2, 8A, 10
FINAL ELECTRICAL TEST PARAMETERS (Method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
GROUP A TEST REQUIREMENTS (Method 5005)	1, 2, 3, 4**, 7, 8, 9, 10, 11
GROUP C AND D END-POINT ELECTRICAL PARAMETERS (Method 5005)	1, 2, 3, 7, 8, 9, 10, 11

* PDA applies to subgroups 1 and 7.

** Subgroup 4 shall be measured only for initial qualification and after process or design changes, which may affect input or output capacitance.