

# 48F010 1024K FLASH EEPROM


#### PRELIMINARY DATA SHEET

July 1989

#### Features

- 128K Byte Flash Erasable Non-Volatile Memory
- Low Power CMOS Process
- Electrical Byte Write and Chip/Sector Erase
- Input Latches for Writing and Erasing
- **■** Fast Read Access Time
- Single High Voltage for Writing and Erasing
- Flash EEPROM Cell Technology
- Ideal for Low-Cost Program and Data Storage
  - · Minimum 100 Cycle Endurance
  - · Optional 1000 Cycle Endurance Screening
  - · Minimum 10 Year Data Retention
- 5 V ± 10% V<sub>cc</sub>, &C to +7&C Temperature Range
- Silicon Signature®
- JEDEC Standard Byte Wide Pinout
  - · 32 Pin DIP
  - · 32 Pin J-Bend Plastic Leaded Chip Carrier

#### Block Diagram



### Description

The 48F010 is a 1024K bit CMOS FLASH EEPROM organized as 128K x 8 bits. SEEQ's 48F010 brings together the high density and cost effectiveness of UVEPROMs, with the electrical erase, in-circuit reprogrammability and package options of EEPROMs.

SEEQ's patented split gate FLASH EEPROM cell design reduces both the time and cost required to alter code in program and data storage applications.

### Pin Configuration

DUAL-IN TOP VI		TOP VIEW PLASTIC LEADED CHIP CARRIER
VPP 0 1 A16 0 2 A15 0 3 A12 0 4 A7 0 5 A6 0 6 A5 0 7 A4 0 8 A3 0 9 A2 0 10 A1 0 11 VO2 0 13 VO5 0 15 VSS 0 16	32 TVCC 31 TWE 30 TNC 29 TA14 28 TA13 27 TA8 26 TA1 24 TOE 23 TA11 24 TOE 23 TA10 22 TOE 23 TOO 22 TOE 20 TVO6 19 TVO5 18 TVO5	A7 5 A8 A9 A9 A9 A1

#### Pin Names

A <sub>o</sub> -A <sub>o</sub>	COLUMN ADDRESS INPUT
A <sub>10</sub> -A <sub>16</sub>	ROW ADDRESS INPUT
CE	CHIP ENABLE
ŌĒ	OUTPUT ENABLE
WE	WRITE ENABLE
I/O <sub>0-7</sub>	DATA INPUT (WRITE)/OUTPUT (READ)
N.C.	NO INTERNAL CONNECTION
V <sub>PP</sub>	WRITE/ERASE INPUT VOLTAGE
D.U.	DON'T USE

Silicon Signature is a registered trademarks of SEEQ Technology.



#### PRELIMINARY DATA SHEET

The 48F010's fast electrical erase and 0.5 ms/byte programming is 20 times faster than reprogramming of UVEPROMs. Electrical erase and reprogramming make the 48F010 ideal for applications with high density requirements, but where ultraviolet erasure is either impractical or impossible.

SEEQ's FLASH memories provide users with the flexibility to alter code in all or small sections of the memory array. The memory array is divided into 128 sectors, with each sector containing 1024 bytes. Each sector can be individually erased, or the chip can be bulk erased before reprogramming.

On-chip latches and timers permit simplified microprocessor interface, freeing the microprocessor to perform other tasks once write/erase/read cycles have been initiated.

Endurance, the number of times each byte can be written. is specified at 100 cycles with an optional screen for 1000 cycles available. Electrical write/erase capability allows the 48F010 to accommodate a wide range of plastic, ceramic and surface mount packages.

#### Read

Reading is accomplished by presenting a valid address on  $A_0$  -  $A_{16}$  with chip enable ( $\overline{CE}$ ) and output enable ( $\overline{OE}$ ) at  $V_{11}$ and write enable ( $\overline{WE}$ ) at  $V_{IH}$ . The  $V_{PP}$  pin can be at any TTL level or V<sub>p</sub> during read operations. See page 5 for additional information on A.C. parameters and read timing waveforms.

#### Erase and Write

Erasing and writing of the 48F010 can only be accomplished when  $V_{PP} = V_{P}$ . Latches on address, data and control inputs permit erasing and writing using normal microprocessor bus timing. Address inputs are latched on the falling edge of write enable or chip enable, whichever is later, while data inputs are latched on the rising edge of write enable or chip enable, whichever is earlier. All control pins are noise protected; a pulse of less than 20 ns will not initiate a write or erase. In addition, chip enable, output enable and write enable must be in the proper state to initiate a write or erase. Timing diagrams depict write enable controlled writes; the timing also applies to chip enable controlled writes.

#### Sector Erase

Sector erase changes all bits in a sector of the array to a logical one. It requires that the V<sub>PP</sub> pin be brought to a high voltage and a write cycle performed. The sector to be erased is defined by address inputs A through A, The data inputs must be all ones to begin the erase. Following

1 Only non "FF" bytes can be written.

a write of 'FF', the part will wait for time tABORT to allow aborting the erase by writing again. This permits recovering from an unintentional sector erase if, for example, in loading a block of data a byte of 'FF' was written. After the t ARORT delay, the sector erase will begin. The erase is accomplished by following the erase algorithm in figure 2. V<sub>pp</sub> can be brought to any TTL level or left at high voltage after the erase.

### Chip Erase

Chip erase will change all bits in the memory to a logical 1. The 48F010 uses a two-step, software controlled looping algorithm to perform the chip erase operation. Each loop requires that a chip erase select be performed prior to the start of each chip erase cycle.

### **Byte Write**

A byte write is used to change any 1 in a byte to a 0. Individual bytes, multiple bytes or the entire memory can be written at one time. If a bit in a byte needs to be changed from a 0 to a 1, the byte must first be erase via sector or chip erase and then reprogrammed with the desired data. Any byte write operation requires that the V pp pin be at high voltage (V,).

Data is organized in the 48F010 in a group of bytes called a sector. The memory array is divided into 128 sectors of 1024 bytes each. Individual bytes are written as part of a sector write operation. Sectors need not be written separately; the entire device or any combination of sectors can be written using the write algorithm.

The 48F010 uses a software controlled looping algorithm (figure 1) to perform writes and verify successful byte programming. During a byte write operation, all non "FF"1 bytes are incrementally written using a 75 µs minimum two Each byte write is automatically latched and timed on-chip, so that the microprocessor can perform other tasks once the write cycle has been initiated. Write cycle time duration can be controlled by the microprocessor, or the onchip timer will automatically terminate t<sub>wc</sub> after 150 μs. One write loop has been completed when all non "FF" data for all desired bytes have been written. After 7 programming loops, a read-verification cycle is performed. For any bytes which do not verify, a fill-in programming loop is performed.

Because bytes can only be written as part of a sector write. if data is to be added to a partially written sector or one or more bytes in a sector must be changed, the contents of the sectors must first be read into system RAM; the bytes can then be added to the block of data in RAM and the sector written using the sector write algorithm.

### High Voltage Input Protection

The  $V_{PP}$  pin is at a high voltage for writing and erasing. There is an absolute maximum specification which must not be exceeded, even briefly, or permanent device damage may result. To minimize switching transients on this pin we recommend using a minimum 0.1 uf decoupling capacitor with good high frequency response connected from V pp to ground at each device. In addition, sufficient bulk capacitance should be provided to minimize Vpp voltage sag when a device goes from standby to a write or erase cycle.

#### Silicon Signature

A row of fixed ROM is present in the 48F010 which contains the device's Silicon Signature. Silicon Signature contains data which identifies SEEQ as the manufacturer and gives the product code. This allows device programmers to match the programming specification against the product which is to be programmed.

Silicon Signature is read by raising address A to 12 ± 0.5 V and bringing all other address inputs plus chip enable and output enable to  $V_{ii}$  with  $V_{cc}$  at 5 V. The two Silicon Signature bytes are selected by address input A.

### Silicon Signature Bytes

	A <sub>o</sub>	Data (Hex)
SEEQ Code	V <sub>IL</sub>	94
Product Code 48F010	V <sub>IH</sub>	1C

#### Mode Selection Table

Mode	CE	ŌĒ	WE	V <sub>pp</sub>	A <sub>10 - 16</sub>	A <sub>0-9</sub>	D <sub>0.7</sub>
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	Address	Address	D <sub>out</sub>
Standby	V <sub>IH</sub>	X	Х	Х	Х	Х	High Z
Byte Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>P</sub>	Address	Address	D <sub>in</sub>
Chip Erase Select	V <sub>IL</sub>	V <sub>IH</sub>	V,L	TTL	х	X	Х
Chip Erase	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>P</sub>	×	х	'FF'
Block Erase	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>P</sub>	Address	Х	'FF'

### Absolute Maximum Stress Range\*

Storage	-65°C to +125°C
Under Bias	
All Inputs except V <sub>PP</sub> and	
outputs with Respect to V <sub>ss</sub>	+7 V to -0.5 V

V<sub>PP</sub> pin with respect to V<sub>ss</sub> ......14 V

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### E.S.D. Charateristics[1]

Symbol	Parameter	Value	<b>Test Condition</b>
VZAP	E.S.D. Tolerance	>2000 V	MIL-STD 883 Method 3015

Note: Characterization data — not tested.

Temperature

### **Recommended Operating Conditions**

	48F010
Temperature Range (Ambient)	0°C to 70°C
V <sub>cc</sub> Supply Voltage	5V ± 10%

### Capacitance [2] TA = 25°C, f =1 MHz

Symbol	Parameter	Value	Test Condition
Cin	Input Capacitance	6 pF	V <sub>IN</sub> = 0 V
C <sub>out</sub>	Output Capacitance	12 pF	V <sub>I/O</sub> = 0 V

Note 2: This parameter is only sampled and not 100% tested.

## $\emph{DC}$ $\emph{Operating Characteristics}$ Over the $\rm V_{cc}$ and temperature range

	Parameter			Limits		
Symbol			Min.	Max.	Unit	Test Condition
l <sub>u</sub>	Input Leakage			1	μА	V <sub>IN</sub> = 0.1V to V <sub>CC</sub>
I <sub>LO</sub>	Output Leakag	е		10	μА	V <sub>IN</sub> = 0.1V to V <sub>CC</sub>
V <sub>P</sub>	Program/Erase	Voltage	11.4	13	٧	
V <sub>PR</sub>	V <sub>PP</sub> Voltage Du	ring Read	0	V <sub>P</sub>	٧	
l <sub>PP</sub>	V <sub>P</sub> Current	Standby Mode Read Mode Byte Write Chip Erase Sector Erase		200 200 30 60 10	μΑ μΑ mA mA mA	$\overline{CE} = V_{IH}, V_{PP} = V_{PR}$ $\overline{CE} = V_{IL}, V_{PP} = V_{PR}$ $V_{PP} = V_{P}$ $V_{PP} = V_{P}$ $V_{PP} = V_{P}$
l <sub>cc1</sub>	Standby V <sub>cc</sub> C	urrent		100	μА	CE = V <sub>cc</sub> -0.3V
I <sub>CC2</sub>	Standby V <sub>cc</sub> C	urrent	1	5	mA	CE = V <sub>IH</sub> min.
l <sub>cc3</sub>	Active V <sub>cc</sub> Curi	rent		40	mA	CE = V <sub>IL</sub>
V <sub>IL</sub>	Input Low Volta	ige	-0.3	0.8	٧	
V <sub>IH</sub>	Input High Volt	age	2.0	7.0	٧	
Vol	Output Low Vo	Itage		0.45	٧	I <sub>OL</sub> = 2.1 ma
V <sub>oH1</sub>	Output Level (T	TL)	2.4		V	l <sub>oH</sub> = -400 μA
V <sub>OH2</sub>	Output Level (C	CMOS)	V <sub>cc</sub> – 1.0		٧	I <sub>OH</sub> = -100 μA


#### READ

#### AC Characteristics

(Over the V<sub>cc</sub> and temperature range)

		48F010 200		48F010 -250		48F010 -300		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>ac</sub>	Read Cycle Time	200		250		300		ns
t <sub>AA</sub>	Address to Data		200		250		300	ns
CE	CE to Data		200		250		300	ns
OE	OE to Data		75		100		150	ns
DF	OE/CE to Data Float		50		60		100	ns
он	Output Hold Time	0		0		0		ns

### Read Timing



### A.C. Test Conditions

Output Load: 1 TTL gate and C(load) = 100 pF Input Rise and Fall Times: < 20 ns Input Pulse Levels: 0.45V to 2.4V Timing Measurement Reference Level: Inputs 1V and 2V Outputs 0.8V and 2V

### **Byte Write**

#### AC Characteristics

(Over the V<sub>cc</sub> and temperature range)

		48F0	010	
Symbol	Parameter	Min.	Max.	Unit
t <sub>vps</sub>	V <sub>PP</sub> Setup Time	2		μs
t <sub>vph</sub>	V <sub>PP</sub> Hold Time	150		μs
t <sub>cs</sub>	CE Setup Time	0		ns
t <sub>ch</sub>	CE Hold Time	0		ns
toes	OE Setup Time	10		ns
t <sub>oeh</sub>	OE Hold Time	10		ns
t <sub>AS</sub>	Address Setup Time	20		ns
t <sub>AH</sub>	Address Hold Time	100		ns
t <sub>os</sub>	Data Setup Time	50		ns
t <sub>DH</sub>	Data Hold Time	0		ns
t <sub>wp</sub>	WE Pulse Width	100		ns
twc	Write Cycle Time	75		μs
t <sub>ws</sub>	Write Recovery Time		1.5	ms

NOTE: In A.C. characteristics, all inputs to the device, e.g., setup time, hold time and cycle time, are tabulated as a minimum time; the user must provide a valid state on that input or wait for the state minimum time to assure proper operation. All outputs from the device, e.g. access time, erase time, recovery time, are tabulated as a maximum time, the device will perform the operation within the stated time.

Advance Data Sheets contain target product specifications which are subject to change upon device characterization over the full specified temperature range. These specifications may be changed at any time, without notice.

### Byte Write Timing





Figure 1 48F010 Write Algorithm



M = 7

N = 6

#### Sector Erase

### AC Characteristics

(Over the V<sub>cc</sub> and temperature range)

		48F	F010	
Symbol	Parameter	Min.	Max.	Unit
t <sub>vps</sub>	V <sub>PP</sub> Setup Time	2		μs
t <sub>vph</sub>	V <sub>PP</sub> Hold Time	500		ms
t <sub>cs</sub>	CE Setup Time	0		ns
toes	OE Setup Time	0		ns
t <sub>AS</sub>	Address Setup Time	20		ns
t <sub>AH</sub>	Address Hold Time	100		ns
t <sub>os</sub>	Data Setup Time	50		ns
t <sub>DH</sub>	Data Hold Time	0		ns
t <sub>wp</sub>	WE Pulse Width	100		ns
t <sub>cH</sub>	CE Hold Time	0		ns
toen	OE Hold Time	0		ns
t <sub>ERASE</sub>	Sector Erase Time	500		ms
t <sub>ABORT</sub>	Sector Erase Delay		250	μs
t <sub>ER</sub>	Erase Recovery Time	***	250	ms

### Sector Erase Timing





Figure 2 48F010 Sector Erase Algorithm



L = 24


### Chip Erase

### AC Characteristics

(Over the V<sub>cc</sub> and temperature range)


Symbol	Parameter	48F010		
		Min.	Max.	Unit
t <sub>vps</sub>	V <sub>PP</sub> Setup Time	2		μs
t <sub>vph</sub>	V <sub>PP</sub> Hold Time	500		ms
t <sub>cs</sub>	CE Setup Time	0		ns
t <sub>oes</sub>	OE Setup Time	0		ns
t <sub>DS</sub>	Data Setup Time	50		ns
t <sub>DH</sub>	Data Hold Time	0		ns
twe	WE Pulse Width	100		ns
t <sub>cн</sub>	CE Hold Time	0		ns
t <sub>oeh</sub>	OE Hold Time	0		ns
t <sub>erase</sub>	Chip Erase Time	500		ms
t <sub>ER</sub>	Erase Recovery Time		250	ms

### Chip Erase Timing



2-44

Figure 3 48F010 Chip Erase Algorithm



L = 24

# 48F010

#### PRELIMINARY DATA SHEET

### Ordering Information

D Package	Q Temperature	48F010 K		<u>- 200</u>	
Type	Range	Device	Endurance	Access Time	
D = Ceramic Dip	Q = 0 to 70° C	128K x 8 FLASH EEPROM	BLANK = 100 K = 1000	200 = 200 ns	
P = Plastic Dip				250 = 250 ns	
N = Plastic Leaded Chip Carrier				300 = 300 ns	