# EPSON

# S1MOV023B0J8 2M-bit Static RAM



# •Super Low Voltage Operation and Low Current Consumption

- •Access Time 85ns (2.4V)
- ●131,072 Words x 16-bit Asynchronous
- Wide Temperature Range

#### DESCRIPTION


The S1M0V023B0J8 is a 131,072words x 16-bit asynchronous, random access memory on a monolithic CMOS chip. Its very low standby power requirement makes it ideal for applications requiring non-volatile storage with back-up batteries. The asynchronous and static nature of the memory requires no external clock and no refreshing circuit. It is possible to control the data width by the data byte control. 3-state output allows easy expansion of memory capacity. The temperature range of the S1M0V023B0J8 is from -40 to  $85^{\circ}$ C, and it is suitable for the industrial products.

## ■ FEATURES

- Fast Access time ...... 85ns (2.4V)
- Low supply current ..... LL Version
- Completely static ..... No clock required
- Supply voltage ..... 2.4V to 3.3V
- 3-state output with wired-OR capability
- Non-volatile storage with back-up batteries
- Package ..... S1M0V023B0J


TFBGA-48 pin (Tape CSP)

### BLOCK DIAGRAM



### SEIKO EPSON CORPORATION

#### ■ PIN CONFIGURATION



#### ■ PIN DESCRIPTION

A0 to A16	Address Input
WE	Write Enable
ŌĒ	Output Enable
CS1	Chip Select1
CS2	Chip Select2
LB	LOWER Byte Enable
UB	UPPER Byte Enable
I/O1 to 16	Data I/O
Vdd	Power Supply (2.4V to 3.3V)
Vss	Power Supply (0V)
NC	No connection

## ■ ABSOLUTE MAXIMUM RATINGS

ABSOLUTE MAXIMUM	ABSOLUTE MAXIMUM RATINGS						
Parameter	Symbol	Ratings	Unit				
Supply voltage	V <sub>DD</sub>	- 0.5 to 4.0	V				
Input voltage	VI	-0.5 * to V <sub>DD</sub> + 0.3	V				
Input/Output voltage	V <sub>I/O</sub>	-0.5 * to V <sub>DD</sub> + 0.3	V				
Power dissipation	PD	0.5	W				
Operating temperature	T <sub>opr</sub>	– 40 to 85	°C				
Storage temperature	T <sub>stg</sub>	– 65 to 150	°C				
Soldering temperature and time	T <sub>sol</sub>	260°C, 10s (at lead)	-				

 $^{*}$  V<sub>I</sub>,V<sub>I/O</sub> (Min.) = -2.0V (when pulse width is less than 50ns)

## ■ DC RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	$V_{DD} = 2.4 \text{ to } 3.3 \text{V}$			V <sub>DE</sub>	Unit		
Falailletei	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
Supply voltage	V <sub>DD</sub>	2.4	3.0	3.3	2.7	3.0	3.3	V
	V <sub>SS</sub>	0.0	0.0	0.0	0.0	0.0	0.0	V
	VIH	$0.75V_{DD}$	—	V <sub>DD</sub> +0.3	2.0	—	V <sub>DD</sub> +0.3	V
Input voltege	V <sub>IL</sub>	- 0.3*	_	0.3	– 0.3 *	_	0.6	V

if pulse width is less than 50ns it is -2.0V

#### ■ ELECTRICAL CHARACTERISTICS • DC Electrical Characteristics

 $(V_{SS} = 0V, Ta = -40 \text{ to } 85 \circ C)$ 

 $(Ta = -40 \text{ to } 85 \circ \text{C})$ 

					VD	<sub>D</sub> = 2.4 to 3.3	3V	
Parameter	Symbol	Conditions			Min.	Typ. *1	Max.	Unit
Input leakage current	ILI	$V_{I} = 0$ to $V_{I}$	DD		-1.0	_	1.0	μΑ
Output leakage current	I <sub>LO</sub>	$\overline{LB} \text{ and } \overline{UB} = V_{IH} \text{ or}$ $\overline{CS1} = V_{IH} \text{ or } CS2 = V_{IL \text{ or}}$ $\overline{WE} = V_{IL} \text{ or } \overline{OE} = V_{IH}, V_{I/O} = 0 \text{ to } V_{DD}$			-1.0	_	1.0	μΑ
High level output voltage	V <sub>OH</sub>	I <sub>OH</sub>			2.0	_	-	V
	V OH				V <sub>DD</sub> -0.2	_	-	
	put voltage V <sub>OL</sub> I <sub>OL</sub> <u>1.0mA</u> <u>100μA</u>		۱A	_	_	0.4	V	
Low level output voltage			ιA	-	-	0.2		
	I <sub>DDS</sub>	$\overline{\text{CS1}} = \text{V}_{\text{IH or CS2}} = \text{VIL}$			_	_	1.0	mA
		$\overline{\text{CS1}} = \text{CS2} \ge \text{V}_{\text{DD}} - 0.2\text{V}$			Ι	_	15	μΑ
Standby supply current	I <sub>DDS1</sub>	or CS2 $\leq$ 0.2V Ta $\leq$ 25°C, VDD $\leq$ 3.0V LL		_	0.5	1.0		
	$I_{DDA} \qquad \begin{array}{c} V_I = V_{IL} \text{ or } V_{IH} \\ I_{I/O} = 0 \text{mA}, \text{ t}_{cyc} = \text{Min}. \end{array}$				_	25	35	mA
Average operating current	I <sub>DDA1</sub>	$V_I = V_{IL} \text{ or } V_{IH}$ $I_{I/O} = 0mA, tcyc = 1\mu s$			_	4.0	6.0	mA
Operating Supply Current	I <sub>DDO</sub>	$V_{I} = V_{IL} \text{ or } V_{II}$ $I_{I/O} = 0 \text{mA}$	_	4.0	6.0	mA		

\*1 : Typical values are measured at Ta =  $25^{\circ}$ C and VDD = 3.0V

#### • Terminal Capacitance

 $(Ta = 25^{\circ}C, f = 1MHz)$ 

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Address Capacitance	C <sub>ADD</sub>	$V_{ADD} = 0V$	—	-	8	pF
Input Capacitance	CI	$V_1 = 0V$	_	-	8	pF
I/O Capacitance	C <sub>I/O</sub>	$V_{I/O} = 0V$	—	-	10	pF

Note : This parameter is made by the inspection data of sample, not of all products



#### AC Electrical Characteristics

**O** Read Cycle

			S1M0V		
Parameter	Symbol	Test	2.4 to		Unit
		Conditions	Min.	Max.	
Read cycle time	t <sub>RC</sub>	1	85	_	ns
Address access time	t <sub>ACC</sub>	1	_	85	ns
CS1 access time	t <sub>ACS1</sub>	1	_	85	ns
CS2 access time	t <sub>ACS2</sub>	1	_	85	ns
OE access time	t <sub>OE</sub>	1	_	45	ns
LB, UB access time	t <sub>AB</sub>	1	_	45	ns
CS1 output set time	t <sub>CLZ1</sub>	2	5	_	ns
CS2 output set time	t <sub>CLZ2</sub>	2	5	_	ns
CS1 output floating	t <sub>CHZ1</sub>	2	_	30	ns
CS2 output floating	t <sub>CHZ2</sub>	2	_	30	ns
LB, UB output set time	t <sub>BLZ</sub>	2	0	_	ns
LB, UB output floating	t <sub>BHZ</sub>	2	_	30	ns
OE output set time	t <sub>OLZ</sub>	2	0	_	ns
OE output floating	t <sub>OHZ</sub>	2	_	30	ns
Output hold time	t <sub>OH</sub>	1	5	_	ns

#### O Write Cycle

#### $(V_{SS} = 0V, Ta = -40 \text{ to } 85^{\circ}C)$

 $(V_{SS} = 0V, Ta = -40 \text{ to } 85^{\circ}C)$ 

			S1M0V0	023B0J8		
Parameter	Symbol	Test Conditions	2.4 to	3.3V	Unit	
			Min.	Max.	]	
Write cycle time	t <sub>WC</sub>	1	85	_	ns	
Chip select time ( $\overline{CS1}$ )	t <sub>CW1</sub>	1	70	_	ns	
Chip select time (CS2)	t <sub>CW2</sub>	1	70	_	ns	
Address enable time	t <sub>AW</sub>	1	70	_	ns	
Address setup time	t <sub>AS</sub>	1	0	_	ns	
Write pulse width	t <sub>WP</sub>	1	60	_	ns	
LB, UB select time	t <sub>BW</sub>	1	70	_	ns	
Address hold time	t <sub>WR</sub>	1	0	-	ns	
Data setup time	t <sub>DW</sub>	1	35	_	ns	
Data hold time	t <sub>DH</sub>	1	0	_	ns	
WE output floating	t <sub>WHZ</sub>	2	_	35	ns	
WE output set time	t <sub>OW</sub>	2	5	-	ns	

\*1 Test Conditions

1. Input pulse level : 0.3V to 0.8Vpp(2.4Vto 3.3V)

2.  $t_r = t_f = 5ns$ 

3. Input and output timing reference levels :1/2VDD(2.4V to 3.3V)

4. Output load : CL =50pF (Includes Jig Capacitance)


# 

#### \*2 Test Conditions


1. Input pulse level : 0.3V to 0.8VDD(2.4V to 3.3V)

2.  $t_r = t_f = 5ns$ 

- 3. Input timing reference levels :1/2VDD(2.4V to 3.3V)
- 4. Output timing reference levels : ±200mV (The level changed from stable output voltage level)
- 5. Output load : $C_L = 5pF$  (Includes Jig Capacitance)



#### • Timing Chart



Note : \*1 During read cycle time, WE is to be "High" level.

\*2 In write cycle time that is controlled by CS or CS2, output buffer is to be "Hi-Z" state even if OE is "Low" level.
\*3 When output buffer is in output state, be careful that do not input the opposite signals to the output data.


#### • DATA RETENTION CHARACTERISTIC WITH LOW VOLTAGE POWER SUPPLY

				(Vs	s = 0V, Ta	a = –40 to	85°C)
Parameter	Symbol	Conditions		Min.	Typ.*	Max.	Unit
Data retention supply voltage	V <sub>DDR</sub>		1.2	_	3.3	V	
Data retention curren	I <sub>DDR</sub>	$\label{eq:VDDR} \begin{array}{c} V_{DDR} = 2.5 V \\ \hline CS1 = CS2 \geq V_{DD} - 0.2 V \text{ or } CS2 \leq 0.2 V \end{array} \qquad LL$		_	0.4	13	μΑ
Data hold time	t <sub>CDR</sub>			0	_	_	ns
Operation recovery time	t <sub>R</sub>			100	-	_	ns


\* : Reference data at Ta=25°C



Data retention timing (CS1 Control)



#### Data retention timing (CS2 Control)



## ■ FUNCTIONS

#### • Truth Table

CS1	CS2	LB	UB	OE	WE	I/O1 to 8	I/O9 to 16	MODE	I <sub>DD</sub>
Н	Х	Х	Х	Х	Х	High-Z	High-Z	Not Selected	I <sub>DDS</sub> , I <sub>DDS1</sub>
Х	L	Х	Х	Х	Х	High-Z	High-Z	Not Selected	I <sub>DDS</sub> , I <sub>DDS1</sub>
L	Н	Х	Х	Н	Н	High-Z	High-Z	Output disable	I <sub>DDA</sub> , I <sub>DDA1</sub>
L	Н	Н	Н	Х	Х	High-Z	High-Z	Output disable	I <sub>DDA</sub> , I <sub>DDA1</sub>
L	Н	L	Н	Х	L	Data In	High-Z	Lower Byte Write	I <sub>DDA</sub> , I <sub>DDA1</sub>
L	Н	Н	L	Х	L	High-Z	Data In	Upper Byte Write	I <sub>DDA</sub> , I <sub>DDA1</sub>
L	Н	L	L	Х	L	Data In	Data In	All Byte Write	I <sub>DDA</sub> , I <sub>DDA1</sub>
L	Н	L	Н	L	Н	DataOut	High-Z	Lower Byte Read	I <sub>DDA</sub> , I <sub>DDA1</sub>
L	Н	Н	L	L	Н	High-Z	DataOut	Upper Byte Read	I <sub>DDA</sub> , I <sub>DDA1</sub>
L	Н	L	L	L	Н	Data Out	Data Out	All Byte Read	I <sub>DDA</sub> , I <sub>DDA1</sub>

X : High or Low

#### Reading data

It is possible to control the data width by  $\overline{LB}$  and  $\overline{UB}$  pins.

(1) Reading data from lower byte

Data is able to be read when the address is set while holding  $\overline{CS1}$  ="Low",  $\overline{CS2}$  = "High",  $\overline{OE}$  = "Low",  $\overline{LB}$  ="Low", and  $\overline{WE}$  = "High".

(2) Reading data from upper byte

Data is able to be read when the address is set while holding  $\overline{CS1}$  = "Low",  $\overline{CS2}$  = "High",  $\overline{OE}$  = "Low",  $\overline{UB}$  = "Low", and  $\overline{WE}$  ="High".

(3) Reading data from both bytes

Data is able to be read when the address is set while holding  $\overline{CS1}$  = "Low",  $\overline{CS2}$  = "High",  $\overline{OE}$  ="Low",  $\overline{UB}$  = "Low",  $\overline{LB}$  = "Low", and  $\overline{WE}$  = "High".

Since I/O pins are in "Hi-Z" state when  $\overline{OE}$  = "High", the data bus line can be used for any other objective, then access time is apparently able to be cut down.

#### • Writing data

(1) Writing data into lower byte

There are the following four ways of writing data into memory.

- i) Hold CS2 = "High",  $\overline{WE}$  = "Low",  $\overline{UB}$  ="High", and  $\overline{LB}$  = "Low", set address and give "Low" pulse to  $\overline{CS1}$ .
- ii) Hold  $\overline{CS1}$  = "Low",  $\overline{WE}$  = "Low",  $\overline{UB}$  = "High", and  $\overline{LB}$  = "Low", set address and give "High" pulse to CS2.
- iii) Hold  $\overline{CS1}$  = "Low", CS2 = "High",  $\overline{UB}$  = "High", and  $\overline{LB}$  = "Low", set address and give "Low" pulse to  $\overline{WE}$
- ix) Hold  $\overline{CS1}$  = "Low", CS2 = "High",  $\overline{WE}$  = "Low", and  $\overline{UB}$  = "High", set address and give "Low" pulse to  $\overline{LB}$ .



Anyway, data on I/O pins are latched up into the memory cell during  $\overline{CS1}$  ="Low",CS2 = "High", $\overline{WE}$  and  $\overline{LB}$  ="Low". (2) Writing data into upper byte

There are the following four ways of writing data into the memory.

i) Hold CS2 ="High",WE ="Low",LB ="High",and UB ="Low",set address and give "Low" pulse to CS1.

ii) Hold CS1 ="Low",WE ="Low",LB ="High",and UB ="Low",set address and give "High" pulse to CS2.

iii) Hold CS1 ="Low", CS2 ="High", LB ="High", and UB ="Low", set address and give "Low" pulse to  $\overline{WE}$ .

ix) Hold CS1="Low",CS2 ="High",WE="Low",and LB ="High",set address and give "Low" pulse to UB.

Anyway, data on I/O pins are latched up into the memory cell during CS1 = "Low", CS2 = "High", WE and UB = "Low".(3)Writing data into both bytes

There are the following four ways of writing data into the memory.

- i) Hold CS2 = "High",  $\overline{W}E$  = "Low", LB and UB = "Low", set address and give "Low" pulse to CS1.
- ii) Hold  $\overline{CS1}$  = "Low",  $\overline{WE}$  = "Low",  $\overline{LB}$  and  $\overline{UB}$  = "Low", set address and give "High" pulse to CS2.
- iii) Hold  $\overline{CS1}$  = "Low", CS2 = "High",  $\overline{LB}$  and  $\overline{UB}$  = "Low", set address and give "Low" pulse to  $\overline{WE}$ .

ix) Hold  $\overline{CS1}$  = "Low", CS2 = "High",  $\overline{WE}$  = "Low", set address and give "Low" pulse to  $\overline{LB}$  and  $\overline{UB}$ .

Anyway, data on I/Opins are latched up into the memory cell during  $\overline{CS1}$  = "Low", CS2 ="High",  $\overline{WE}$  = "Low",  $\overline{UB}$  and  $\overline{LB}$  = "Low".

As DATA I/O pins are in "Hi-Z" when CS1= "High", CS2 = "Low", OE= "High", or LB and UB ="High", the contention on the data bus can be avoided. But while I/O pins are in the output state, the data that is opposite to the output data should not be given.


#### Standby mode

When CS1 is "High" or CS2 is "Low" the chip is in the standby mode (only retaining data operation). In this case data I/O pins are Hi-Z, and all inputs of addresses,  $\overline{WE}$ ,  $\overline{OE}$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and data are inhibited. When  $\overline{CS1} = CS2 \ge V_{DD}$  - 0.2V or  $CS2 \le 0.2V$ , there is almost no current flow except through the high resistance parts of the memory.

#### Data retention at low voltage

In case of the data retention in the stadby mode, the power supply can be gone down till the specified voltage. But it is impossible to write or read in this mode.


#### ■ PACKAGE DIMENSIONS



**EPSON** 

# S1M0V023B0J8

#### ■ CHARACTERICS CURVES





THIS PAGE IS BLANK.

THIS PAGE IS BLANK.

#### NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2001, All rights reserved.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

# SEIKO EPSON CORPORATION

#### IC Marketing & Engineering Group

#### **ED International Marketing Department**

Europe & U.S.A 421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: 042-587-5812 FAX: 042-587-5564

#### ED International Marketing Department Asia

421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: 042-587-5814 FAX: 042-587-5110 EPSON Electronic Devices Website http://www.epson.co.jp/device/



First issue November, 1999 Printed April, 2001 in Japan (h)