Advanced Power MOSFET

FEATURES

■ Avalanche Rugged Technology

■ Rugged Gate Oxide Technology

■ Lower Input Capacitance

■ Improved Gate Charge

■ Extended Safe Operating Area


■ Lower Leakage Current : $10 \mu A (Max.)$ @ $V_{DS} = -200 V$

 \blacksquare Low $\mathsf{R}_{\mathsf{DS}(\mathsf{ON})}$: 0.344 Ω (Typ.)

 $BV_{DSS} = -200 V$

 $R_{DS(on)} = 0.5 \Omega$

 $I_D = -11 A$



Absolute Maximum Ratings

Symbol	Characteristic	Value	Units
$V_{ t DSS}$	Drain-to-Source Voltage	-200	V
,	Continuous Drain Current (T _C =25°C)	-11	_
I _D	Continuous Drain Current (T _C =100°C)	-7.0	A
I _{DM}	Drain Current-Pulsed ①	-44	Α
V _{GS}	Gate-to-Source Voltage	<u>+</u> 30	V
E _{AS}	Single Pulsed Avalanche Energy 2	807	mJ
I _{AR}	Avalanche Current ①	-11	Α
E _{AR}	Repetitive Avalanche Energy	12.3	mJ
dv/dt	Peak Diode Recovery dv/dt 3	-5.0	V/ns
	Total Power Dissipation (T _A =25°C) *	3.1	W
P _D	Total Power Dissipation (T _C =25°C)	123	W
	Linear Derating Factor	0.98	W/°C
	Operating Junction and	55 1- 1450	
T_J , T_STG	Storage Temperature Range	- 55 to +150	0 -
т	Maximum Lead Temp. for Soldering	200	°C
T _L	Purposes, 1/8 " from case for 5-seconds	300	

Thermal Resistance

Symbol	Characteristic	Тур.	Max.	Units	
$R_{ hetaJC}$	Junction-to-Case		1.02		
$R_{ heta JA}$	Junction-to-Ambient *		40	°C/W	
$R_{ heta JA}$	Junction-to-Ambient		62.5		

^{*} When mounted on the minimum pad size recommended (PCB Mount).



Electrical Characteristics (T_C=25°C unless otherwise specified)

Symbol	Characteristic	Min.	Тур.	Max.	Units	Test Condition	
BV _{DSS}	Drain-Source Breakdown Voltage	-200			V	$V_{GS} = 0V, I_{D} = -250 \mu A$	
$\Delta BV/\Delta T_J$	Breakdown Voltage Temp. Coeff.		-0.16		V/°C	I_D =-250 μ A See Fig 7	
$V_{GS(th)}$	Gate Threshold Voltage	-2.0		-4.0	V	V_{DS} =-5V, I_{D} =-250 μ A	
1	Gate-Source Leakage, Forward			-100	nA	V _{GS} =-30V	
I _{GSS}	Gate-Source Leakage, Reverse			100	ПА	V _{GS} =30V	
	Drain to Course Leekens Current			-10		V _{DS} =-200V	
I _{DSS}	Drain-to-Source Leakage Current			-100	μΑ	V_{DS} =-160V, T_{C} =125°C	
R _{DS(on)}	Static Drain-Source On-State Resistance			0.5	Ω	V _{GS} =-10V,I _D =-5.5A ④	
g _{fs}	Forward Transconductance		6.5		Ω	V _{DS} =-40V,I _D =-5.5A ④	
C _{iss}	Input Capacitance		1220	1585		\\	
C _{oss}	Output Capacitance		207	310	рF	$V_{GS}=0V, V_{DS}=-25V, f=1MH$	
C _{rss}	Reverse Transfer Capacitance		81	120		See Fig 5	
t _{d(on)}	Turn-On Delay Time		16	40		V _{DD} =-100V,I _D =-11A,	
t _r	Rise Time		23	55			
t _{d(off)}	Turn-Off Delay Time		54	115	ns	$R_G=9.1\Omega$	
t _f	Fall Time		19	50		See Fig 13 ④ ⑤	
Q_g	Total Gate Charge		46	59		V _{DS} =-160V,V _{GS} =-10V,	
Q_{gs}	Gate-Source Charge		9.2		nC	I _D =-11A	
Q_{gd}	Gate-Drain("Miller ") Charge		22.9			See Fig 6 & Fig 12 ④ ⑤	

Source-Drain Diode Ratings and Characteristics

Symbol	Characteristic		Min.	Тур.	Max.	Units	Test Condition
I _S	Continuous Source Current		1	-	-11	Α	Integral reverse pn-diode
I _{SM}	Pulsed-Source Current ()			-44	A	in the MOSFET
V _{SD}	Diode Forward Voltage)			-5.0	V	$T_J = 25^{\circ}C, I_S = -11A, V_{GS} = 0V$
t _{rr}	Reverse Recovery Time			180		ns	T _J =25°C,I _F =-11A
Q _{rr}	Reverse Recovery Charge			1.24		μС	di _F /dt=100A/μs ④

Notes :

- 1 Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature
- 2 L=10mH, I_{AS} =-11A, V_{DD} =-50V, R_{G} =27 Ω^{*} , Starting T_{J} =25 $^{\circ}$ C
- $3 I_{SD} < -11A$, di/dt $< 450A/\mu s$, $V_{DD} < BV_{DSS}$, Starting $T_J = 25^{\circ}C$
- 4 Pulse Test : Pulse Width = 250 μs, Duty Cycle < 2%
- **5** Essentially Independent of Operating Temperature




10⁻¹


Fig 1. Output Characteristics V_{GS}
-15 V
-10 V
-8.0 V
-7.0 V
-6.0 V
-5.5 V [A] 10¹ $^{-\mathrm{I}_{\mathrm{D}}}$, Drain Current -5.0 V Bottom: -4.5 V @ Notes : 1. $250\,\mu s$ Pulse Test 2. $T_C = 25$ °C 10-1


100


-V_{DS} , Drain-Source Voltage [V]


10¹




























Fig 11. Thermal Response



Fig 12. Gate Charge Test Circuit & Waveform




Fig 13. Resistive Switching Test Circuit & Waveforms




Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms








Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

CROSSVOLTTM POPTM

E²CMOS[™] PowerTrench[™]

FACTTM QSTM

 $\begin{array}{lll} \mathsf{FACT} \ \mathsf{Quiet} \ \mathsf{Series^{\mathsf{TM}}} & \mathsf{Quiet} \ \mathsf{Series^{\mathsf{TM}}} \\ \mathsf{FAST}^{\circledast} & \mathsf{Super} \mathsf{SOT^{\mathsf{TM}}}\text{--3} \\ \mathsf{FASTr^{\mathsf{TM}}} & \mathsf{Super} \mathsf{SOT^{\mathsf{TM}}}\text{--6} \\ \mathsf{GTO^{\mathsf{TM}}} & \mathsf{Super} \mathsf{SOT^{\mathsf{TM}}}\text{--8} \\ \mathsf{Hi} \mathsf{SeC^{\mathsf{TM}}} & \mathsf{TinyLogic^{\mathsf{TM}}} \\ \end{array}$

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY


FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition			
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.			




Package & leads	Condition	Temperature range	Software version	Revision date
PSPICE				
TO-263(D2PAK)-2	Electrical	-55°C to 150°C	9.2	Mar 13, 2002

back to top

Home | Find products | Technical information | Buy products | Support | Company | Contact us | Site index | Privacy policy

© Copyright 2002 Fairchild Semiconductor



back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor