

CD54HC73/3A CD54HCT73/3A

Burn-In Test-Circuit Connections (Use Static II for /3A burn-in and Dynamic for Life Test.)

Static	STATIC BURN-IN I			STATIC BURN-IN II		
	OPEN	GROUND	V _{CC} (6V)	OPEN	GROUND	V _{CC} (6V)
CD54HC/HCT73	8,9,12,13	1-3,5-7,10,11*,14	4*	8,9,12,13	11*	1-3,4*,5-7,10,14
Dynamic	OPEN	GROUND	1/2 V _{CC} (3V)	V _{CC} (6V)	OSCILLATOR	
					50 kHz	25 kHz
CD54HC/HCT73	—	11*	8,9,12,13	2,3,4*,6,7,10,14	1,5	—

NOTE: Each pin except V_{CC} and Gnd will have a resistor of 2k-47k ohms. Connect pins marked (*) without using a resistor.


CD54HC74/3A CD54HCT74/3A

Dual D Flip-Flop w/SET and RESET

The RCA-CD54HC74 and CD54HCT74 utilize silicon-gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL Loads.

This flip-flop has independent DATA, SET, RESET and CLOCK inputs and Q and Q̄ outputs. The logic level present at the data input is transferred to the output during the positive-going transition of the clock pulse. SET and RESET are independent of the clock and are accomplished by a low level at the appropriate input.

The 54HCT logic family is functionally as well as pin compatible with the standard 54LS logic family.



FUNCTIONAL DIAGRAM

Package Specifications

See Section 11, Fig. 10

Static Electrical Characteristics (Limits with black dots (•) are tested 100%)

CHARACTERISTICS	TEST CONDITIONS								UNITS	
	HC/HCT				V _{IN}		LIMITS			
	V _{DD}	V _O	I _O	V _{CC} or GND	V _{IL} or V _{IH}	V _{IL} or V _{IH}	MIN.	MAX.		
Quiescent Device Current I _{CC}	25°C	6	—	—	6, 0	—	—	—	4•	μA
	-55°C	6	—	—	6, 0	—	—	—	80•	
	+125°C	6	—	—	6, 0	—	—	—	80•	

HCT INPUT LOADING TABLE

INPUT	UNIT LOAD*
D	0.5
R̄	0.5
CP	0.7
S̄	0.75

*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54HC74/3A CD54HCT74/3A

Switching Speed (Limits with black dots (•) are tested 100%.)

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r, t_f = 6$ ns)

CHARACTERISTIC	SYMBOL	V_{CC} V	25° C				-55° C to +125° C				UNITS	
			HC		HCT		54HC		54HCT			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay CP to Q, \bar{Q}	t_{PLH}	2	—	175	—	—	—	265	—	—	ns	
	t_{PHL}	4.5	—	35•	—	—	—	53•	—	53•		
\bar{R}, \bar{S} to Q, \bar{Q}	t_{PHL}	2	—	200	—	—	—	300	—	—		
	t_{PLH}	4.5	—	40•	—	—	—	60•	—	60•		
Transition Times	t_{TLH}	2	—	75	—	—	—	110	—	—		
	t_{THL}	4.5	—	15	—	—	—	22	—	22		
Input Capacitance	C_i	—	—	10	—	—	—	10	—	10		pF

Burn-In Test-Circuit Connections (Use Static II for /3A burn-in and Dynamic for Life Test.)


Static	STATIC BURN-IN I			STATIC BURN-IN II		
	OPEN	GROUND	V_{CC} (6V)	OPEN	GROUND	V_{CC} (6V)
CD54HC/HCT74	5,6,8,9	1-4,7,10-13	14	5,6,8,9	7	1-4,10-14
Dynamic	OPEN	GROUND	1/2 V_{CC} (3V)	V_{CC} (6V)	OSCILLATOR	
					50 kHz	25 kHz
CD54HC/HCT74	—	7	5,6,8,9	1,4,10,13,14	3,11	2,12

NOTE: Each pin except V_{CC} and Gnd will have a resistor of 2k-47k ohms.

Quad Bistable Transparent Latch

CD54HC75/3A CD54HCT75/3A

The RCA-CD54HC75 and CD54HCT75 are dual two-bit bistable transparent latches. Each one of the two-bit latches is controlled by separate Enable inputs ($\bar{1E}$ and $\bar{2E}$) which are active LOW. When the Enable input is HIGH, data enter the latch and appear at the Q output. When the Enable input ($\bar{1E}$ and $\bar{2E}$) is LOW, the output is not affected.



Package Specifications

See Section 11, Fig. 11

FUNCTIONAL DIAGRAM

Static Electrical Characteristics (Limits with black dots (•) are tested 100%)

CHARACTERISTICS	TEST CONDITIONS								UNITS	
	V_{DD}	V_O	I_O	V_{CC} or GND	V_{IN}		LIMITS			
					HC V_{IL} or V_{IH}	HCT V_{IL} or V_{IH}	MIN.	MAX.		
Quiescent Device Current I_{CC}	25° C	6	—	—	6, 0	—	—	—	4•	μA
	-55° C	6	—	—	6, 0	—	—	—	80•	
	+125° C	6	—	—	6, 0	—	—	—	80•	

The complete static electrical test specification consists of the above by-type static tests combined with the standard static tests in the beginning of this section.