

# Programmable System Clock Chip for PIII™ Processor

#### **Recommended Application:**

ALI 1644 style chipset

#### **Output Features:**

- 2 CPU clocks (including 1 free running) @ 2.5V
- 13 SDRAM @ 3.3V
- 7 PCI (including 1 free running and 1 early selectable free running) @ 3.3V
- 2 AGP @ 3.3V
- 1 IOAPIC 14.318MHz @ 2.5V
- 1 48MHz, @ 3.3V
- 1 REF 14.318MHZ @ 3.3V, (selectable strength 1X or 2X) through I<sup>2</sup>C programming


#### Features:

- Programmable ouput frequency
- Programmable ouput rise/fall time
- · Programmable CPU, SDRAM, PCI and AGP skew
- · Real time system reset output
- Spread spectrum for EMI control typically by 7dB to 8dB, with programmable spread percentage
- Watchdog timer technology to reset system if over-clocking causes malfunction
- Uses external 14.318MHz crystal

#### **Skew Specifications:**

- CPU CPU: <250ps
- PCI PCI: <500ps
- SDRAM SDRAM: <250ps
- AGP AGP: <500ps</li>
- PCI AGP: <750ps</li>
- CPU SDRAM:<350ps
- CPU PCI: <3ns

#### Pin Configuration



#### 48-Pin 300mil SSOP & TSSOP

#### Notes:

REF0 can be 1X or 2X strength controlled by I<sup>2</sup>C.

- \* Internal Pull-up Resistor of 120K to VDD
- \*\* Internal Pull-down of 120K to GND
- 1. This input has 2X drive strength

#### **Block Diagram**

#### PLL2 48MHz X1 XTAI REF OSC X2 IOAPIC PII1 CPUCLK Spread Spectrum CPUCLK\_F + √<sub>13</sub> SDRAM (12:0) SDATA Control SCLK EPCICLK\_F Logic FS (3:0) -PD# PCI STOP# PCICLK\_F Confia. SELPCI F Reg. CPU\_STOP# AGP (1:0) MODE RESET#

#### **Functionality**

FS3	FS2	FS1	FS0	CPU	SDRAM
0	0	0	0	66.66	66.66
0	0	0	1	66.66	100.00
0	0	1	0	100.00	66.66
0	0	1	1	100.00	100.00
0	1	0	0	100.00	133.33
0	1	0	1	133.33	66.66
0	1	1	0	133.33	100.00
0	1	1	1	133.33	133.33
1	0	0	0	66.66	66.66
1	0	0	1	66.66	100.00
1	0	1	0	100.00	66.66
1	0	1	1	100.00	100.00
1	1	0	0	100.00	133.33
1	1	0	1	133.33	66.66
1	1	1	0	133.33	100.00
1	1	1	1	133.33	133.33

Note: PCICLK = 33.33MHz, AGP = 66.66MHz



# **Pin Descriptions**

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1, 45	VDDL	PWR	Power supply pins, nominal 2.5V
2	IOAPIC	OUT	2.5V clock outputs
4	X1	IN	Crystal input,nominally 14.318MHz.
5	X2	OUT	Crystal output, nominally 14.318MHz.
3, 11, 16, 23, 29, 34, 41, 48	GND	PWR	Ground pins
6, 8, 17, 21, 28, 35, 40	VDD	PWR	Power supply pins, nominal 3.3V
7	FS0 <sup>2, 3</sup>	IN	Frequency select pin, 1X or 2X strength (default = 2X).
,	REF	OUT	14.318 MHz reference clock.
9	FS1 <sup>2, 3</sup>	IN	Frequency select pin.
,	AGP0	OUT	AGP outputs defined as 2X PCI frequency. These may not be stopped.
10	AGP1	OUT	AGP outputs defined as 2X PCI frequency. These may not be stopped.
12	PCICLK_F	OUT	Free running PCICLK not stoped by PCI_STOP#
12	FS2 <sup>1, 3</sup>	IN	Frequency select pin.
	PCICLK2	OUT	PCI clock output
15	DEGET!!	O.L.M.	Real time system reset signal for frequency value or watchdog timmer
	RESET#	OUT	timeout. This signal is active low. Output is selectable via I <sup>2</sup> C Byte 5 bit7
14 12	PCICLK	OUT	
14, 13	(1, 0)	OUT	PCI clock outputs.
10	PCICLK3	OUT	PCI clock output.
18	MODE <sup>1, 3</sup>	IN	Function select pin, 1=Desktop Mode, 0=Mobile Mode.
10	EPCICLK_F	OUT	Free running early PCI clock output (default)
19	PCICLK4	OUT	PCI clock output.
20	PD# <sup>1</sup>	IN	Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. (See MODE table for further information.)
	PCICLK5	OUT	PCI clock output. This pin is active when MODE = 0 (default)
22	FS3 <sup>2, 3</sup>	IN	Frequency select pin.
22	48MHz	OUT	48MHz output clock.
24	SCLK	IN	Clock input of I <sup>2</sup> C input, 5V tolerant input
25	PD# <sup>1</sup>	IN	Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. (See MODE table for further information.)
	SDRAM12	OUT	SDRAM clock output. This pin is active when MODE = 1.
26	CPU_STOP# <sup>1</sup>	IN	This asynchronous input halts CPU clock at logic "0" level when driven low, the stop selection can be programmed through $I^2C$ . This is activated when $MODE = 0$ (default)
	SDRAM11	OUT	SDRAM clock output. This pin is active when MODE = 1.
27	PCI_STOP# <sup>1</sup>	IN	Stops all PCICLKs besides the PCICLK_F clocks at logic 0 level, when input low. This is activated when MODE = 0 (default)
	SDRAM10	OUT	SDRAM clock output. This pin is active when MODE = 1.
30	SELPCI_F	IN	Selects EPCICLK_F This pin is active when MODE = 0 (default).
30	SDRAM9	OUT	SDRAM clock output. This pin is active when MODE = 1.
31, 32, 33, 36, 37, 38, 39, 42, 43	SDRAM (8:0)	OUT	SDRAM clock outputs.
44	SDATA	I/O	Data pin for I <sup>2</sup> C circuitry 5V tolerant
46	CPUCLK_F	OUT	Free running CPU clock. Not affected by CPU_STOP#.
47	CPUCLK	OUT	2.5V CPU clock.

- Internal Pull-up Resistor of 120K to 3.3V on indicated inputs
  Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor 2: to program logic Hi to VDD or GND for logic low.
- Internal Pull-down resistor of 120K to GND on indicated inputs.



### **General Description**

The ICS94258 is a main clock synthesizer chip for PIII based systems with ALI 1644 style chipset. This provides all clocks required for such a system.

The ICS94258 belongs to ICS new generation of programmable system clock generators. It employs serial programming  $1^2$ C interface as a vehicle for changing output functions, changing output frequency, configuring output strength, configuring output to output skew, changing spread spectrum amount, changing group divider ratio and dis/enabling individual clocks. This device also has ICS propriety 'Watchdog Timer' technology which will reset the frequency to a safe setting if the system become unstable from over clocking.

### **Mode Pin - Power Management Input Control**

MODE, Pin 18 (Latched Input)	Pin 20	Pin 25	Pin 26	Pin 27	Pin 30
0	PCICLK5	PD#	CPU_STOP#	PCI_STOP#	SELPCI_F
	(Output)	(Input)	(Input)	(Input)	(Input)
1	PD#	SDRAM12	SDRAM11	SDRAM10	SDRAM9
	(Input)	(Output)	(Output)	(Output)	(Output)



# General I<sup>2</sup>C serial interface information for the ICS94258

#### How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends a dummy command code
- ICS clock will acknowledge
- Controller (host) sends a dummy byte count
- ICS clock will acknowledge
- Controller (host) starts sending *Byte 0 through Byte 20* (see Note)
- ICS clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

How to Write:					
Controller (Host)	ICS (Slave/Receiver)				
Start Bit					
Address D2 <sub>(H)</sub>					
	ACK				
Dummy Command Code					
	ACK				
Dummy Byte Count					
	ACK				
Byte 0					
	ACK				
Byte 1	401/				
Data 0	ACK				
Byte 2	ACK				
Byte 3	ACK				
Byte 3	ACK				
Byte 4	71071				
	ACK				
Byte 5					
	ACK				
Byte 6					
	ACK				
0					
0	0				
0	0				
	0				
Byte 18	401/				
D. 45 40	ACK				
Byte 19	ACK				
Byto 20	ACK				
Byte 20	ACK				
Stop Bit	AUN				
Stop Bit	1				

<sup>\*</sup>See notes on the following page.

#### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3 (H)
- ICS clock will acknowledge
- ICS clock will send the *byte count*
- Controller (host) acknowledges
- ICS clock sends Byte 0 through byte 8 (default)
- ICS clock sends Byte 0 through byte X (if  $X_{(H)}$  was written to byte 8).
- · Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:					
Controller (Host)	ICS (Slave/Receiver)				
Start Bit					
Address D3 <sub>(H)</sub>					
. ,	ACK				
	Byte Count				
ACK					
	Byte 0				
ACK					
	Byte 1				
ACK					
A 01/	Byte 2				
ACK	Byte 3				
ACK	Byte 3				
AOR	Byte 4				
ACK	Dyte 4				
	Byte 5				
ACK	,				
	Byte 6				
ACK					
If 7 <sub>H</sub> has been written to B8	Byte 7				
ACK					
0	0				
0	0				
0	0				
If 12 <sub>H</sub> has been written to B8	Byte18				
ACK					
If 13 <sub>H</sub> has been written to B8	Byte 19				
ACK					
If 14 <sub>H</sub> has been written to B8	Byte 20				
ACK					
Stop Bit					



# Brief I<sup>2</sup>C registers description for ICS94258 Programmable System Frequency Generator

Register Name	Byte	Description	PWD Default
Functionality & Frequency Select Register	0	Output frequency, hardware / I <sup>2</sup> C frequency select, spread spectrum & output enable control register.	See individual byte description
Output Control Registers	1-6	Active / inactive output control registers/latch inputs read back.	See individual byte description
Vendor ID & Revision ID Registers	7	Byte 11 bit[7:4] is ICS vendor id - 1001. Other bits in this register designate device revision ID of this part.	See individual byte description
Byte Count Read Back Register	8	Writing to this register will configure byte count and how many byte will be read back. Do not write $00_{\rm H}$ to this byte.	08н
Watchdog Timer Count Register	9	Writing to this register will configure the number of seconds for the watchdog timer to reset.	$10_{ m H}$
Watchdog Control Registers	10 Bit [6:0]	Watchdog enable, watchdog status and programmable 'safe' frequency' can be configured in this register.	000,0000
VCO Control Selection Bit	10 Bit [7]	This bit select whether the output frequency is control by hardware/byte 0 configurations or byte 11&12 programming.	0
VCO Frequency Control Registers	11-12	These registers control the dividers ratio into the phase detector and thus control the VCO output frequency.	Depended on hardware/byte 0 configuration
Spread Spectrum Control Registers	13-14	These registers control the spread percentage amount.	Depended on hardware/byte 0 configuration
Group Skews Control Registers	15-16	Increment or decrement the group skew amount as compared to the initial skew.	See individual byte description
Output Rise/Fall Time Select Registers	17-20	These registers will control the output rise and fall time.	See individual byte description

- 1. The ICS clock generator is a slave/receiver, I<sup>2</sup>C component. It can read back the data stored in the latches for verification. Readback will support standard SMBUS controller protocol. **The number of bytes to readback is defined by writing to byte 8.**
- 2. When writing to byte 11 12, and byte 13 14, they must be written as a set. If for example, only byte 14 is written but not 15, neither byte 14 or 15 will load into the receiver.
- 3. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
- 4. The input is operating at 3.3V logic levels.
- 5. The data byte format is 8 bit bytes.
- 6. To simplify the clock generator I<sup>2</sup>C interface, the protocol is set to use only Block-Writes from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
- 7. At power-on, all registers are set to a default condition, as shown.



# **Serial Configuration Command Bitmap** Byte0: Functionality and Frequency Select Register (default = 0)

Bit							Descriptio	n			PWD
	Bit2	FS3 Bit7	FS2 Bit6	FS1 Bit5	FS0 Bit4	CPUCLK (MHz)	SDRAM (MHz)	PCICLK (MHz)	AGP (MHz)	Spread Precentage	
	0	0	0	0	0	66.66	66.66	33.33	66.66	+/- 0.25% Center Spread	
	0	0	0	0	1	66.66	100.00	33.33	66.66	+/- 0.25% Center Spread	
	0	0	0	1	0	100.00	66.66	33.33	66.66	+/- 0.25% Center Spread	
	0	0	0	1	1	100.00	100.00	33.33	66.66	+/- 0.25% Center Spread	
	0	0	1	0	0	100.00	133.33	33.33	66.66	+/- 0.25% Center Spread	
	0	0	1	0	1	133.33	66.66	33.33	66.66	+/- 0.25% Center Spread	
	0	0	1	1	0	133.33	100.00	33.33	66.66	+/- 0.25% Center Spread	
	0	0	1	1	1	133.33	133.33	33.33	66.66	+/- 0.25% Center Spread	
	0	1	0	0	0	66.66	66.66	33.33	66.66	0 to -0.5% Down Spread	
	0	1	0	0	1	66.66	100.00	33.33	66.66	0 to -0.5% Down Spread	
	0	1	0	1	0	100.00	66.66	33.33	66.66	0 to -0.5% Down Spread	
	0	1	0	1	1	100.00	100.00	33.33	66.66	0 to -0.5% Down Spread	
	0	1	1	0	0	100.00	133.33	33.33	66.66	0 to -0.5% Down Spread	
	0	1	1	0	1	133.33	66.66	33.33	66.66	0 to -0.5% Down Spread	
Bit 2,	0	1	1	1	0	133.33	100.00	33.33	66.66	0 to -0.5% Down Spread	00000
Bit 7:4	0	1	1	1	1	133.33	133.33	33.33	66.66	0 to -0.5% Down Spread	Note1
	1	0	0	0	0	69.99	69.99	35.00	69.99	+/- 0.25% Center Spread	
	1	0	0	0	1	69.99	105.00	35.00	69.99	+/- 0.25% Center Spread	
	1	0	0	1	0	105.00	69.99	35.00	69.99	+/- 0.25% Center Spread	
	1	0	0	1	1	105.00	105.00	35.00	69.99	+/- 0.25% Center Spread	
	1	0	1	0	0	105.00	140.00	35.00	69.99	+/- 0.25% Center Spread	
	1	0	1	0	1	140.00	69.99	35.00	69.99	+/- 0.25% Center Spread	
	1	0	1	1	0	140.00	105.00	35.00	69.99	+/- 0.25% Center Spread	
	1	0	1	1	1	140.00	140.00	35.00	69.99	+/- 0.25% Center Spread	
	1	1	0	0	0	73.33	73.33	36.66	73.33	+/- 0.25% Center Spread	
	1	1	0	0	1	73.33	110.00	36.66	73.33	+/- 0.25% Center Spread	
	1	1	0	1	0	110.00	73.33	36.66	73.33	+/- 0.25% Center Spread	
	1	1	0	1	1	110.00	110.00	36.66	73.33	+/- 0.25% Center Spread	
	1	1	1	0	0	110.00	146.66	36.66	73.33	+/- 0.25% Center Spread	
	1	1	1	0	1	146.66	73.33	36.66	73.33	+/- 0.25% Center Spread	
	1	1	1	1	0	146.66	110.00	36.66	73.33	+/- 0.25% Center Spread	
	1	1	1	1	1	146.66	146.66	36.66	73.33	+/- 0.25% Center Spread	
Bit 3	0 Fraguency is calcated by hardware calcat Latabad Imputs							0			
Bit 1	0 - Normal 1 - Spread Spectrum Enabled							0			
Bit 0	0 - Running 1- Tristate all outputs							0			

Note1: Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3. The I<sup>2</sup>C readback of the power up default indicates the revision ID in bits 2, 7:4 as shown.



Byte 1: CPU, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	X	FS3#
Bit 6	10	1	AGP1
Bit 5	9	1	AGP0
Bit 4	22	1	48MHz
Bit 3	2	1	IOAPIC
Bit 2	7	0	REF - $1X$ or $2X$ default = $0 = 2X$
Bit 1	46	1	CPUCLK_F
Bit 0	47	1	CPUCLK

Byte 3: SDRAM, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	X	FS0#
Bit 6	-	X	FS1#
Bit 5	-	X	FS2#
Bit 4	31	1	SDRAM8
Bit 3	30	1	SDRAM9
Bit 2	27	1	SDRAM10
Bit 1	26	1	SDRAM11
Bit 0	25	1	SDRAM12

Byte 5: Peripheral , Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	15	1	1 = PCICLK2, 0 = RESET#
Bit 6	-	1	(Reserved)
Bit 5	30	1	SDRAM9/SELPCI_F (default = 1 = SELPCI_F)
Bit 4	-	1	(Reserved)
Bit 3	-	1	(Reserved)
Bit 2	-	1	(Reserved)
Bit 1	-	0	Bit (1:0) = 00 CPU_STOP will stop CPU clocks Bit (1:0) = 01 CPU_STOP will stop CPU, SDRAM, AGP clocks
Bit 0	-	0	Bit (1:0) = 10 CPU_STOP will stop CPU, SDRAM clocks Bit (1:0) = 11 CPU_STOP will stop CPU, AGP clocks

Byte 2: PCI, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	18	0	MODE#
Bit 6	20	1	PCICLK5
Bit 5	19	1	PCICLK4
Bit 4	18	1	PCICLK3
Bit 3	15	1	PCICLK2
Bit 2	14	1	PCICLK1
Bit 1	13	1	PCICLK0
Bit 0	12	1	PCICLK_F

Byte 4: Reserved , Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	43	1	SDRAM0
Bit 6	42	1	SDRAM1
Bit 5	39	1	SDRAM2
Bit 4	38	1	SDRAM3
Bit 3	37	1	SDRAM4
Bit 2	36	1	SDRAM5
Bit 1	33	1	SDRAM6
Bit 0	32	1	SDRAM7

Byte 6: Peripheral , Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit7	-	0	Reserved (Note)
Bit6	-	0	Reserved (Note)
Bit5	-	0	Reserved (Note)
Bit4	-	0	Reserved (Note)
Bit3	-	0	Reserved (Note)
Bit2	-	1	Reserved (Note)
Bit1	-	1	Reserved (Note)
Bit0	-	1	Reserved (Note)

- 1. Inactive means outputs are held LOW and are disabled from switching.
- 2. Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.



Byte 7: Vendor ID and Revision ID Register

Bit	PWD	Description
Bit 7	0	Vendor ID
Bit 6	0	Vendor ID
Bit 5	1	Vendor ID
Bit 4	X	Revision ID
Bit 3	X	Revision ID
Bit 2	X	Revision ID
Bit 1	X	Revision ID
Bit 0	X	Revision ID

Byte 9: Watchdog Timer Count Register

Bit	PWD	Description
Bit 7	0	
Bit 6	0	The decimal representation of these
Bit 5	0	8 bits correspond to how many
Bit 4	1	290ms the watchdog timer will wait before it goes to alarm mode and
Bit 3	0	reset the frequency to the safe
Bit 2	0	setting. Default at power up is
Bit 1	0	16X 290ms = 4.64 seconds.
Bit 0	0	

Byte 11: VCO Frequency Control Register

Bit	PWD	Description
Bit 7	X	VCO Divider Bit0
Bit 6	X	REF Divider Bit6
Bit 5	X	REF Divider Bit5
Bit 4	X	REF Divider Bit4
Bit 3	X	REF Divider Bit3
Bit 2	X	REF Divider Bit2
Bit 1	X	REF Divider Bit1
Bit 0	X	REF Divider Bit0

Note: The decimal representation of these 7 bits  $(Byte\ 11\ (6:0)) + 2$  is equal to the REF divider value.

#### Notes

1. PWD = Power on Default

Byte 8: Byte Count and Read Back Register

Bit	PWD	Description
Bit 7	0	Reserved
Bit 6	0	Reserved
Bit 5	0	Reserved
Bit 4	0	Reserved
Bit 3	1	Reserved
Bit 2	0	Reserved
Bit 1	0	Reserved
Bit 0	0	Reserved

Byte 10: VCO Control Selection Bit & Watchdog Timer Control Register

Bit	PWD	Description
Bit 7	0	0=Hw/B0 freq / 1=B11 & 12 freq
Bit 6	0	WD Enable 0=disable / 1=enable
Bit 5	0	WD Status 0=normal / 1=alarm
Bit 4	1	WD Safe Frequency, Byte 0 bit 2
Bit 3	0	WD Safe Frequency, FS3
Bit 2	0	WD Safe Frequency, FS2
Bit 1	0	WD Safe Frequency, FS1
Bit 0	0	WD Safe Frequency, FS0

Note: FS values in bit (0:4) will correspond to Byte 0 FS values. Default safe frequency is same as 00000 entry in byte0.

Byte 12: VCO Frequency Control Register

Bit	PWD	Description
Bit 7	X	VCO Divider Bit8
Bit 6	X	VCO Divider Bit7
Bit 5	X	VCO Divider Bit6
Bit 4	X	VCO Divider Bit5
Bit 3	X	VCO Divider Bit4
Bit 2	X	VCO Divider Bit3
Bit 1	X	VCO Divider Bit2
Bit 0	X	VCO Divider Bit1

Note: The decimal representation of these 9 bits (Byte 12 bit (7:0) & Byte 11 bit (7)) + 8 is equal to the VCO divider value. For example if VCO divider value of 36 is desired, user need to program 36 - 8 = 28, namely, 0, 00011100 into byte 12 bit & byte 11 bit 7.



Byte 13: Spread Sectrum Control Register

Bit	PWD	Description
Bit 7	X	Spread Spectrum Bit7
Bit 6	X	Spread Spectrum Bit6
Bit 5	X	Spread Spectrum Bit5
Bit 4	X	Spread Spectrum Bit4
Bit 3	X	Spread Spectrum Bit3
Bit 2	X	Spread Spectrum Bit2
Bit 1	X	Spread Spectrum Bit1
Bit 0	X	Spread Spectrum Bit0

Note: Please utilize software utility provided by ICS Application Engineering to configure spread spectrum. Incorrect spread percentage may cause system failure.

**Byte 15: Output Skew Control** 

Bit	PWD	Description
Bit 7	1	CPUCLK Skew Control
Bit 6	1	CPUCLK Skew Control
Bit 5	1	CPUCLK_F Skew Control
Bit 4	1	
Bit 3	1	SDRAM0 Skew Control
Bit 2	1	
Bit 1	1	CDD AM (12.1) Clravy Control
Bit 0	1	SDRAM (12:1) Skew Control

Byte 17: Output Rise/Fall Time Select Register

Bit	PWD	Description
Bit 7	1	CPUCLK Slew Rate Control
Bit 6	0	CFUCLK Siew Rate Collifor
Bit 5	1	CPUCLK F Slew Rate Control
Bit 4	0	CPUCLK_F Siew Rate Collifor
Bit 3	1	PCICLK_F Slew Rate Control
Bit 2	0	FCICLK_F Siew Rate Collifor
Bit 1	1	PCICLK (5:0) Slew Rate Control
Bit 0	0	FCICLK (3.0) Siew Rate Collifor

Notes:

1. PWD = Power on Default

Byte 14: Spread Sectrum Control Register

Bit	PWD	Description
Bit 7	X	Reserved
Bit 6	X	Reserved
Bit 5	X	Reserved
Bit 4	X	Spread Spectrum Bit12
Bit 3	X	Spread Spectrum Bit11
Bit 2	X	Spread Spectrum Bit10
Bit 1	X	Spread Spectrum Bi 9
Bit 0	X	Spread Spectrum Bit8

Note: Please utilize software utility provided by ICS Application Engineering to configure spread spectrum. Incorrect spread percentage may cause system failure.

**Byte 16: Output Skew Control** 

Bit	PWD	Description
Bit 7	0	
Bit 6	1	PCICLK (5:0, F) Skew Control
Bit 5	0	FCICLK (3.0, F) Skew Collifor
Bit 4	0	
Bit 3	0	
Bit 2	1	AGD (1:0) Skow Control
Bit 1	0	AGP (1:0) Skew Control
Bit 0	0	

Byte 18: Output Rise/Fall Time Select Register

Bit	PWD	Description
Bit 7	1	SDRAM0 Skew Control
Bit 6	0	SDRAWO Skew Collifor
Bit 5	1	SDRAM (12:1) Skew Control
Bit 4	0	SDRAW (12.1) Skew Collifor
Bit 3	1	ACD (1,0) Clay: Data Control
Bit 2	0	AGP (1:0) Slew Rate Control
Bit 1	1	48MHz Slew Rate Control
Bit 0	0	40MINZ SIEW KAIE COILITOI

<sup>2.</sup> The power on default for byte 13-20 depends on the harware (latch inputs FS(4:0)) or I<sup>2</sup>C (Byte 0 bit (1:7)) setting. Be sure to read back and re-write the values of these 8 registers when VCO frequency change is desired for the first pass.

<sup>3.</sup> If Byte 8 bit 7 is driven to "1" meaning programming is intended, Byte 21-24 will lose their default power up value.



Byte 19: Reserved Register

Bit	PWD	Description
Bit 7	X	Reserved
Bit 6	X	Reserved
Bit 5	X	Reserved
Bit 4	X	Reserved
Bit 3	X	Reserved
Bit 2	X	Reserved
Bit 1	X	Reserved
Bit 0	X	Reserved

Byte 20: Reserved Register

Bit	PWD	Description
Bit 7	X	Reserved
Bit 6	X	Reserved
Bit 5	X	Reserved
Bit 4	X	Reserved
Bit 3	X	Reserved
Bit 2	X	Reserved
Bit 1	X	Reserved
Bit 0	X	Reserved

Note: Byte 19 and 20 are reserved registers, these are unused registers writing to these registers will not affect device performance or functinality.

#### **VCO** Programming Constrains

#### **Useful Formula**

VCO Frequency = 14.31818 x VCO/REF divider value Phase Detector Stabiliy = 14.038 x (VCO divider value)<sup>-0.5</sup>

#### To program the VCO frequency for over-clocking.

- 0. Before trying to program our clock manually, consider using ICS provided software utilities for easy programming.
- 1. Select the frequency you want to over-clock from with the desire gear ratio (i.e. CPU:SDRAM:3V66:PCI ratio) by writing to byte 0, or using initial hardware power up frequency.
- 2. Write 0001, 1001 (19<sub>H</sub>) to byte 8 for readback of 21 bytes (byte 0-20).
- 3. Read back byte 11-20 and copy values in these registers.
- 4. Re-initialize the write sequence.
- 5. Write a '1' to byte 9 bit 7 and write to byte 11 & 12 with the desired VCO & REF divider values.
- 6. Write to byte 13 to 20 with the values you copy from step 3. This maintains the output spread, skew and slew rate.
- 7. The above procedure is only needed when changing the VCO for the 1st pass. If VCO frequency needed to be changed again, user only needs to write to byte 11 and 12 unless the system is to reboot.

- 1. User needs to ensure step 3 & 7 is carried out. Systems with wrong spread percentage and/or group to group skew relation programmed into bytes 13-16 could be unstable. Step 3 & 7 assure the correct spread and skew relationship.
- 2. If VCO, REF divider values or phase detector stability are out of range, the device may fail to function correctly.
- 3. Follow min and max VCO frequency range provided. Internal PLL could be unstable if VCO frequency is too fast or too slow. Use 14.31818MHz x VCO/REF divider values to calculate the VCO frequency (MHz).
- 4. ICS recommends users, to utilize the software utility provided by ICS Application Engineering to program the VCO frequency.
- 5. Spread percent needs to be calculated based on VCO frequency, spread modulation frequency and spreadamount desired. See Application note for software support.



# **Absolute Maximum Ratings**

Supply Voltage ...... 5.5 V

Logic Inputs . . . . . . . . . . . . . . . . . . GND -0.5 V to V<sub>DD</sub> +0.5 V

Ambient Operating Temperature ........... 0°C to +70°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

### **Electrical Characteristics - Input/Supply/Common Output Parameters**

 $T_A = 0$  - 70C; Supply Voltage  $V_{DD} = 3.3 \text{ V} + /-5\%$ ,  $V_{DDL} = 2.5 \text{ V} + /-5\%$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	$V_{IH}$		2		V <sub>DD</sub> +0.3	V
Input Low Voltage	$V_{IL}$		V <sub>SS</sub> -0.3		0.8	V
Input High Current	I <sub>IH</sub>	$V_{IN} = V_{DD}$	-5		5	mA
Input Low Current	I <sub>IL1</sub>	V <sub>IN</sub> = 0 V; Inputs with no pull-up resistors	-5			mA
	$I_{\rm IL2}$	V <sub>IN</sub> = 0 V; Inputs with pull-up resistors	-200			
		C <sub>L</sub> = 0; CPU=66 MHz, SDRAM=66 MHz		101	125	
Operating Supply Current	I <sub>DD3.3OP</sub>	C <sub>L</sub> = 0; CPU=100 MHz, SDRAM=66, 100, 133 MHz		120	150	mA
		CPU=133 MHz, SDRAM=133 MHz		140	175	
	I <sub>DD2.5OP</sub>	C <sub>L</sub> =0; CPU=66-133 MHz, SDRAM=100		11	70	
Powerdown Current	I <sub>DD3.3PD</sub>	C <sub>L</sub> = 0 pF; Input address to VDD or GND		200	600	mA
Input Frequency	$F_i$	$V_{DD} = 3.3 \text{ V}$		14.32		MHz
	$C_{IN}$	Logic Inputs			5	pF
Input Capacitance <sup>1</sup>	$C_OUT$	Output pin capacitance			6	pF
	$C_{INX}$	X1 & X2 pins	27		45	pF
		From V <sub>DD</sub> = 3.3 V to 1% target frequency			3	ms
		V <sub>T</sub> = 1.25 V/ V <sub>T</sub> = 1.5 V			350	ps
CPU to PCI	t <sub>skCPU-PCI</sub>	$V_T = 1.25 \text{ V/ } V_T = 1.5 \text{ V}$		1.2	3	ns
AGP to PCI	t <sub>skAGP-PCI</sub>	V <sub>T</sub> = 1.5 V			750	ps

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.



### **Electrical Characteristics - CPU**

 $T_A = 0 - 70^{\circ}$  C;  $V_{DDL} = 2.5$  V +/-5%;  $C_L = 10 - 20$  pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH2B}$	I <sub>OH</sub> = -12.0 mA	2	2.3		V
Output Low Voltage	$V_{OL2B}$	I <sub>OL</sub> = 12 mA			0.4	V
Output High Current	I <sub>OH2B</sub>	$V_{OH} = 1.7 \text{ V}$		-48	-27	mA
Output Low Current	I <sub>OL2B</sub>	$V_{OL} = 0.7 \text{ V}$	27			mA
Rise Time <sup>1</sup>	t <sub>r2B</sub>	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	0.4	0.8	1.6	ns
Fall Time <sup>1</sup>	t <sub>f2B</sub>	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	0.9	1.6	ns
Duty Cycle <sup>1</sup>	$d_{t2B}$	$V_T = 1.25 \text{ V}$	45	49.1	55	%
Skew <sup>1</sup>	t <sub>sk2B</sub>	$V_T = 1.25 \text{ V}$		133	175	ps
Jitter, Cycle-to-cycle <sup>1</sup>	tjcyc-cyc2B	VT = 1.25 V		207	250	ps

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.

# **Electrical Characteristics - AGP, PCI**

 $T_A$  = 0 - 70° C;  $V_{DD}$  = 3.3 V +/-5%,  $C_L$  = 40 pF for PCI0-1,  $C_L$  = 10 - 30 pF for other PCIs (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH1}$	$I_{OH} = -1 \text{mA}$	2.3			V
Output Low Voltage	$V_{OL1}$	$I_{OL} = 1 \text{ mA}$		0.19	0.55	V
Output High Current	1	V <sub>OH@MIN</sub> = 1 V			-33	mA
Output High Current	I <sub>OH1</sub>	$V_{OH@MAX} = 3.135V$	-33			ША
Output Low Current	ı	V <sub>OL@MIN</sub> = 1.95 V	30	68		mA
Output Low Current	I <sub>OL1</sub>	V <sub>OL@MAX</sub> =0.4V		24	38	ША
Rise Time <sup>1</sup>	t <sub>r1</sub>	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.5	1.74	2	ns
Fall Time <sup>1</sup>	t <sub>f1</sub>	$V_{OL} = 2.4 \text{ V}, V_{OH} = 0.4 \text{ V}$	0.5	1.9	2	ns
Duty Cycle <sup>1</sup>	d <sub>t1</sub>	$V_T = 1.5 \text{ V}$	45	50.9	55	%
Skew <sup>1</sup>	t <sub>sk1</sub>	$V_T = 1.5 \text{ V}$		150	300	ps
littor avalo to avalo	t <sub>jcyc-cyc1</sub>	$PCI V_T = 1.5 V$		166	250	ps
Jitter, cycle-to-cycle <sup>1</sup>	t <sub>jcyc-cyc1</sub>	AGP V <sub>T</sub> = 1.5 V		168	500	ps

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.



# **Electrical Characteristics - SDRAM**

 $T_A = 0 - 70^{\circ} \text{ C}$ ;  $V_{DD} = 3.3 \text{ V}$  +/-5%,  $C_L = 20 - 30 \text{ pF}$  (unless otherwise stated)

			,			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH3}$	I <sub>OH</sub> = -28 mA	2.4			V
Output Low Voltage	$V_{OL3}$	$I_{OL} = 23 \text{ mA}$			0.4	V
Output High Current	I <sub>OH3</sub>	$V_{OH} = 2.0 \text{ V}$			-46	mA
Output Low Current	I <sub>OL3</sub>	$V_{OL} = 0.8V$	54			mA
Rise Time <sup>1</sup>	t <sub>r3</sub>	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.4	0.76	1.6	ns
Fall Time <sup>1</sup>	t <sub>f3</sub>	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	0.85	1.6	ns
Duty Cycle <sup>1</sup>	d <sub>t3</sub>	V <sub>T</sub> = 1.5 V	45	49.3	55	%
	tsk1	V <sub>T</sub> = 1.5 V Sdram 0:12		243	250	ps
Skew	tsk1	V <sub>T</sub> = 1.5 V Sdram 0:9		115	250	ps
	tsk1	V <sub>T</sub> = 1.5 V Sdram 10:12		213	250	ps
Duty Cycle <sup>1</sup>	d <sub>t3</sub>	$V_T = 1.5 \text{ V}$	45	49.3	55	%
Jitter, cycle-to-cycle <sup>1</sup>	t <sub>jcyc-cyc3</sub>	VT = 1.5 V		203	250	ps

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.

### **Electrical Characteristics - IOAPIC**

 $T_A = 0 - 70^{\circ} \text{ C}$ ;  $V_{DDL} = 2.5 \text{ V}$  +/-5%;  $C_L = 10 - 20 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH4B}$	$I_{OH} = -12 \text{ mA}$	2	2.25		V
Output Low Voltage	$V_{OL4B}$	I <sub>OL</sub> =12mA			0.4	V
Output High Current	I <sub>OH4B</sub>	V <sub>OH</sub> = 1.7 V		-48	-21	mA
Output Low Current	I <sub>OL4B</sub>	V <sub>OL= 0.7</sub> V	19			mA
Rise Time <sup>1</sup>	t <sub>r4B</sub>	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	0.4	0.96	1.6	ns
Fall Time <sup>1</sup>	t <sub>f4B</sub>	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	0.95	1.6	ns
Duty Cycle <sup>1</sup>	d <sub>t4B</sub>	$V_T = 1.25 \text{ V}$	45	53.8	55	%
Jitter, Cycle-to-cycle <sup>1</sup>	t <sub>jcyc-cyc4B</sub>	V <sub>T</sub> = 1.25 V		324	500	ps

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.



### **Electrical Characteristics - 48MHz**

 $T_A = 0 - 70C$ ;  $V_{DD} = 3.3 \text{ V} + /-5\%$ ;  $C_L = 10-20 \text{ pF}$  (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH5}$	$I_{OH} = -16 \text{ mA}$	2.4	2.75		V
Output Low Voltage	$V_{OL5}$	$I_{OL} = 9 \text{ mA}$			0.4	V
Output High Current	I <sub>OH5</sub>	V <sub>OH</sub> = 2.0 V		-40.5	-23	mA
Output Low Current	I <sub>OL5</sub>	$V_{OL} = 0.4 V$	29			mA
Rise Time <sup>1</sup>	t <sub>r5</sub>	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		1.8	2	ns
Fall Time <sup>1</sup>	t <sub>f5</sub>	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.8	2	ns
Duty Cycle <sup>1</sup>	d <sub>t5</sub>	$V_T = 1.5 \text{ V}$	45	54.5	55	%
Jitter, cycle-to-cycle <sup>1</sup>	t <sub>jcyc-cyc5</sub>	$V_T = 1.5 V$		206	500	ps

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.

### **Electrical Characteristics - REF**

 $T_A = 0 - 70C$ ;  $V_{DD} = 3.3 \text{ V +/-5\%}$ ;  $C_L = 10-20 \text{ pF}$  (unless otherwise specified)

		,				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH5}$	$I_{OH} = -16 \text{ mA}$	2.4	2.75		V
Output Low Voltage	$V_{OL5}$	$I_{OL} = 9 \text{ mA}$			0.4	V
Output High Current	I <sub>OH5</sub>	$V_{OH} = 2.0 \text{ V}$		-40.5	-23	mA
Output Low Current	I <sub>OL5</sub>	$V_{OL} = 0.4 V$	29			mA
Rise Time <sup>1</sup>	t <sub>r5</sub>	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		1.1	2	ns
Fall Time <sup>1</sup>	<b>t</b> <sub>f5</sub>	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.3	2	ns
Duty Cycle <sup>1</sup>	d <sub>t5</sub>	V <sub>T</sub> = 1.5 V	45	54.5	55	%
Jitter, cycle-to-cycle <sup>1</sup>	t <sub>jcyc-cyc5</sub>	$V_T = 1.5 V,$		428	1000	ps

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.



# Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.





Fig. 1



### PCI\_STOP# Timing Diagram

PCI\_STOP# is an asynchronous input to the ICS94258. It is used to turn off the PCICLK clocks for low power operation. PCI\_STOP# is synchronized by the ICS94258 internally. The minimum that the PCICLK clocks are enabled (PCI\_STOP# high pulse) is at least 10 PCICLK clocks. PCICLK clocks are stopped in a low state and started with a full high pulse width guaranteed. PCICLK clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.




- 1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS94258 device.)
- PCI\_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the ICS94258.
- 3. All other clocks continue to run undisturbed.
- 4. CPU STOP# is shown in a high (true) state.



### **PD# Timing Diagram**

The power down selection is used to put the part into a very low power state without turning off the power to the part. PD# is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down the clock synthesizer.

Internal clocks are not running after the device is put in power down. When PD# is active low all clocks need to be driven to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 3 mS. The power down latency should be as short as possible but conforming to the sequence requirements shown below. PCI\_STOP# and CPU\_STOP# are considered to be don't cares during the power down operations. The REF and 48MHz clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.




- 1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS94258 device).
- 2. As shown, the outputs Stop Low on the next falling edge after PD# goes low.
- 3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
- 4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
- 5. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.




# CPU\_STOP# Timing Diagram

CPU\_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation. CPU\_STOP# is synchronized by the ICS94258. The minimum that the CPU clock is enabled (CPU\_STOP# high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.



- 1. All timing is referenced to the internal CPU clock.
- 2. CPU\_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPU clocks inside the ICS94258.
- 3. All other clocks continue to run undisturbed.





300 mil SSOP Package

	In Millir	meters	In Inches				
SYMBOL	COMMON D	IMENSIONS	COMMON DIMENSIONS				
	MIN	MAX	MIN	MAX			
Α	2.41	2.80	.095	.110			
A1	0.20	0.40	.008	.016			
b	0.20	0.34	.008	.0135			
С	0.13	0.25	.005	.010			
D	SEE VAR	IATIONS	SEE VARIATIONS				
E	10.03	10.68	.395	.420			
E1	7.40	7.60	.291	.299			
е	0.635 I	BASIC	0.025	BASIC			
h	0.38	0.64	.015	.025			
L	0.50	1.02	.020	.040			
N	SEE VARIATIONS		SEE VARIATIONS				
α	0°	8°	0°	8°			


VARIATIONS							
NI	Dm	m. D (i		inch)			
N	MIN	MAX	MIN	MAX			
48	15 75	16.00	620	630			

Reference Doc.: JEDEC Publication 95, MO-118

10-0034


# **Ordering Information**

# ICS94258yFT Example:



ICS, AV = Standard Device





6.10 mm. Body, 0.50 mm. pitch TSSOP (240 mil) (0.020 mil)

SYMBOL	In Millimeters		In Inches		
	COMMON DIMENSIONS		COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
Α		1.20		.047	
A1	0.05	0.15	.002	.006	
A2	0.80	1.05	.032	.041	
b	0.17	0.27	.007	.011	
С	0.09	0.20	.0035	.008	
D	SEE VARIATIONS		SEE VARIATIONS		
E	8.10 BASIC		0.319 BASIC		
E1	6.00	6.20	.236	.244	
е	0.50 BASIC		0.020 BASIC		
L	0.45	0.75	.018	.030	
N	SEE VARIATIONS		SEE VARIATIONS		
α	0°	8°	0°	8°	
aaa		0.10		.004	

#### 'ARIATIONS

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
48	12.40	12.60	.488	.496

Reference Doc.: JEDEC Publication 95, MO-153

10-0039

# **Ordering Information**

ICS94258yG-XX-T