

193541 del.

040120

MOSEL

16K x 1 CMOS STATIC RAM MS 6167

January 1987


FEATURES

- High-speed—35/45/55/70ns
- Low Power dissipation
150mW (Typ.) Operating
100μW (Typ.) Standby
- Single 5V power supply
- Fully static operation
- Input and output directly TTL compatible
- Three state output
- Data retention supply voltage: 2.0–5.5V


DESCRIPTION

The MOSEL MS6167 is a 16,384 bit static random access memory organized as 16,384 words by 1 bit and operates from a single 5 volt supply. It is built with MOSEL's high performance twin tub CMOS process. Input and three-state output are TTL compatible. The MS6167 is moulded in a standard 20-pin, 300 mil-DIP.

PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM



OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0°C to +70°C	5V ± 10%
Military	-55°C to +125°C	5V ± 10%

PIN NAMES

A ₀ -A ₁₃	ADDRESS INPUTS	D _{IN}	DATA IN
CS	CHIP SELECT	D _{OUT}	DATA OUT
WE	WRITE ENABLE	GND	GROUND
V _{CC}	POWER		

S-08 RES

Orig

002184

T 2184

MSL

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

SYMBOL	PARAMETER	VALUE	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _{BIAS}	Temperature Under Bias	-10 to +125	°C
T _{STG}	Storage Temperature	-40 to +150	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A = 0 to +70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	3.5	6.0	V
V _{IL}	Input Low Voltage	-0.5	0	0.8	V

DC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V ± 10%, T_A = 0 to +70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MS6167			MS6167L			UNIT
			MIN.	TYP. ⁽¹⁾	MAX.	MIN.	TYP. ⁽¹⁾	MAX.	
I _{LI}	Input Leakage Current	V _{CC} = 5.5V, V _{IN} = 0V to V _{CC}	—	—	2	—	—	2	μA
I _{LO}	Output Leakage Current	$\overline{CS} = V_{IH}$, V _{OUT} = 0V to V _{CC}	—	—	2	—	—	2	μA
I _{CC1}	Operating Power Supply Current	$\overline{CS} = V_{IL}$, I _{I/O} = 0mA	—	25	45	—	25	45	mA
I _{CC2}	Dynamic Operating Current	Min. Duty Cycle = 100%	—	25	45	—	25	45	mA
I _{SB}	Standby Power Supply Current	$\overline{CS} \geq V_{IH}$	—	—	20	—	—	20	mA
I _{SB1}	Full Standby Power Supply Current	$\overline{CS} \geq V_{CC} - 0.2V$ V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V	—	0.02	2	—	0.002	0.05	mA
V _{OL}	Output Low Voltage	I _{OL} = 8mA	—	—	0.4	—	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	—	2.4	—	—	V

1. V_{CC} = 5V, T_A = 25°C.

TRUTH TABLE

MODE	\overline{CS}	\overline{WE}	OUTPUT	POWER
Standby	H	X	High Z	Standby
Read	L	H	D _{OUT}	Active
Write	L	L	High Z	Active

CAPACITANCE⁽¹⁾ (T_A = 25°C, f = 1.0MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	5	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	pF

1. This parameter is sampled and not 100% tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load (for t_{HZ}, t_{LZ}, t_{wZ}, and t_{ow})

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_A = 0$ to $+70^\circ\text{C}$, unless otherwise noted)


SYMBOL	PARAMETER	MS6167(L)-35		MS6167(L)-45		MS6167(L)-55		MS6167(L)-70		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	

READ CYCLE


t_{RC}	Read Cycle Time	35	—	45	—	55	—	70	—	ns
t_{AA}	Address Access Time	—	35	—	45	—	55	—	70	ns
t_{ACS}	Chip Select Access Time	—	35	—	45	—	55	—	70	ns
t_{OH}	Output Hold from Address Change	5	—	5	—	5	—	5	—	ns
t_{CLZ}	Chip Selection to Output in Low Z	5	—	5	—	5	—	5	—	ns
t_{CHZ}	Chip Deselection to Output in High Z	0	25	0	30	0	30	0	35	ns
t_{PU}	Chip Selection to Power Up Time	0	—	0	—	0	—	0	—	ns
t_{PD}	Chip Deselection to Power Down Time	—	25	—	35	—	35	—	40	ns

WRITE CYCLE

t_{WC}	Write Cycle Time	35	—	45	—	55	—	70	—	ns
t_{CW}	Chip Selection to End of Write	35	—	40	—	45	—	55	—	ns
t_{AW}	Address Valid to End of Write	35	—	40	—	45	—	55	—	ns
t_{AS}	Address Setup Time	0	—	0	—	0	—	0	—	ns
t_{WP}	Write Pulse Width	25	—	30	—	35	—	40	—	ns
t_{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t_{DW}	Data Valid to End of Write	17	—	20	—	25	—	25	—	ns
t_{DH}	Data Hold Time	3	—	3	—	3	—	3	—	ns
t_{WHZ}	Write Enable to Output in High Z	0	13	0	20	0	25	0	25	ns
t_{OW}	Output Active from End of Write	0	30	0	35	0	35	0	35	ns


TIMING WAVEFORM OF READ CYCLE NO. 1^(1,2)

TIMING WAVEFORM OF READ CYCLE NO. 2^(1,3)




- NOTES: 1. \overline{WE} is high for READ cycle.
 2. \overline{CS} is low for READ cycle.
 3. Address valid prior to or coincident with \overline{CS} transition low.
 4. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled, not 100% tested.
 5. All READ cycle timings are referenced from the last valid address to the first transitioning address.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED)⁽¹⁾



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED)⁽¹⁾




- NOTES: 1. \overline{CS} or \overline{WE} must be high during address transitions.
 2. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.
 3. All write cycle timings are referenced from the last valid address to the first transitioning address.
 4. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled and not 100% tested.

DATA RETENTION CHARACTERISTICS ($T_A = 0$ to $+70^\circ\text{C}$)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNIT
V_{DR}	V_{CC} for Data Retention		2.0	—	—	V
I_{CCDR}	Data Retention Current	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ $V_{IN} \geq V_{CC} - 0.2\text{V}$ or $\leq 0.2\text{V}$	—	0.5 ⁽²⁾	20 ⁽²⁾	μA
			—	1.0 ⁽³⁾	30 ⁽³⁾	
t_{CDR}	Chip Deselect to Data Retention Time		0	—	—	ns
t_R	Operation Recovery Time		t_{RC} ⁽⁴⁾	—	—	ns


1. $T_A = 25^\circ\text{C}$
 2. at $V_{CC} = 2\text{V}$
 3. at $V_{CC} = 3\text{V}$
 4. t_{RC} = Read Cycle Time

LOW V_{CC} DATA RETENTION WAVEFORM



PACKAGE DIAGRAM

20 LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P



ORDERING INFORMATION

SPEED (ns)	ORDERING CODE	PACKAGE	TEMP. RATING @
35	MS6167-35PDC ✓	Plastic DIP	0°C to +70°C
35	MS6167L-35PDC ✓	Plastic DIP	0°C to +70°C
45	MS6167-45PDC ✓	Plastic DIP	0°C to +70°C
45	MS6167L-45PDC ✓	Plastic DIP	0°C to +70°C
55	MS6167-55PDC ✓	Plastic DIP	0°C to +70°C
55	MS6167L-55PDC ✓	Plastic DIP	0°C to +70°C
70	MS6167-70PDC ✓	Plastic DIP	0°C to +70°C
70	MS6167L-70PDC ✓	Plastic DIP	0°C to +70°C
45	MS6167-45SDM ✓	Sidebrazed DIP	-55°C to +125°C
55	MS6167-55SDM ✓	Sidebrazed DIP	-55°C to +125°C
70	MS6167-70SDM ✓	Sidebrazed DIP	-55°C to +125°C