



Complementary MOSFET Half-Bridge (N- and P-Channel)

PRODUCT SUMMARY			
	V _{DS} (V)	r _{D(on)} (Ω)	I _D (A)
N-Channel	20	0.020 @ V _{GS} = 4.5 V	9.1
		0.030 @ V _{GS} = 2.5 V	7.5
P-Channel	-20	0.060 @ V _{GS} = -4.5 V	-5.3
		0.100 @ V _{GS} = -2.5 V	-4.1

FEATURES

- TrenchFET® Power MOSFET



ABSOLUTE MAXIMUM RATINGS (T _A = 25°C UNLESS OTHERWISE NOTED)						
Parameter	Symbol	N-Channel		P-Channel		Unit
		10 sec.	Steady State	10 sec.	Steady State	
Drain-Source Voltage	V _{DS}		20		-20	
Gate-Source Voltage	V _{GS}		±12		±12	V
Continuous Drain Current (T _J = 150°C) ^{a, b}	T _A = 25°C	I _D	9.1	6.6	-5.3	-3.8
	T _A = 70°C		7.3	5.3	-4.9	-3.1
Pulsed Drain Current	I _{DM}		30		-20	A
Continuous Source Current (Diode Conduction) ^{a, b}	I _S	2.1	1.1	-2.1	-1.1	
Maximum Power Dissipation ^{a, b}	T _A = 25°C	P _D	2.5	1.3	2.5	1.3
	T _A = 70°C		1.6	0.8	1.6	0.8
Operating Junction and Storage Temperature Range	T _J , T _{stg}			-55 to 150		°C

THERMAL RESISTANCE RATINGS						
Parameter	Symbol	N-Channel		P- Channel		Unit
		Typ	Max	Typ	Max	
Maximum Junction-to-Ambient ^a	t ≤ 10 sec	R _{thJA}	40	50	41	50
	Steady-State		75	95	75	95
Maximum Junction-to-Foot (Drain)	Steady-State	R _{thJF}	20	22	23	26

Notes







- a. Surface Mounted on FR4 Board.
- b. t ≤ 10 sec






SPECIFICATIONS ($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	Test Condition	Min	Typ ^a	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	N-Ch	0.6		1.5
		$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	P-Ch	-0.6		-1.5
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$	N-Ch		± 100	nA
			P-Ch		± 100	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	N-Ch		1	μA
		$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$	P-Ch		-1	
		$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$	N-Ch		5	
		$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$	P-Ch		-5	
On-State Drain Current ^b	$I_{D(\text{on})}$	$V_{DS} = 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	N-Ch	30		A
		$V_{DS} = -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	P-Ch	-20		
Drain-Source On-State Resistance ^b	$r_{DS(\text{on})}$	$V_{GS} = 4.5 \text{ V}, I_D = 9.1 \text{ A}$	N-Ch		0.016	0.020
		$V_{GS} = -4.5 \text{ V}, I_D = -5.3 \text{ A}$	P-Ch		0.048	0.060
		$V_{GS} = 2.5 \text{ V}, I_D = 3.3 \text{ A}$	N-Ch		0.024	0.030
		$V_{GS} = -2.5 \text{ V}, I_D = -1 \text{ A}$	P-Ch		0.082	0.100
Forward Transconductance ^b	g_{fs}	$V_{DS} = 15 \text{ V}, I_D = 9.1 \text{ A}$	N-Ch		29	s
		$V_{DS} = -15 \text{ V}, I_D = -5.3 \text{ A}$	P-Ch		11	
Diode Forward Voltage ^b	V_{SD}	$I_S = 2.1 \text{ A}, V_{GS} = 0 \text{ V}$	N-Ch		0.8	1.2
		$I_S = -2.1 \text{ A}, V_{GS} = 0 \text{ V}$	P-Ch		-0.8	-1.2
Dynamic^a						
Total Gate Charge	Q_g	N-Channel $V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 9.1 \text{ A}$ P-Channel $V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_D = -5.3 \text{ A}$	N-Ch		11	17
Gate-Source Charge	Q_{gs}		P-Ch		6.0	9
Gate-Drain Charge	Q_{gd}		N-Ch		2.5	
Turn-On Delay Time	$t_{d(\text{on})}$		P-Ch		1.3	
Rise Time	t_r		N-Ch		3.2	
Turn-Off Delay Time	$t_{d(\text{off})}$		P-Ch		1.6	
Fall Time	t_f	N-Channel $V_{DD} = 10 \text{ V}, R_L = 10 \Omega$ $I_D \approx 1 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 6 \Omega$ P-Channel $V_{DD} = -10 \text{ V}, R_L = 10 \Omega$ $I_D \approx -1 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_g = 6 \Omega$	N-Ch		35	50
Source-Drain Reverse Recovery Time	t_{rr}		P-Ch		20	30
			N-Ch		50	80
			P-Ch		35	60
			N-Ch		31	50
			P-Ch		55	85
		$I_F = 2.1 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$ $I_F = -2.1 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$	N-Ch		15	30
			P-Ch		35	60
			N-Ch		25	50

Notes


- a. Guaranteed by design, not subject to production testing.
- b. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)
N-CHANNEL
Output Characteristics

Transfer Characteristics

On-Resistance vs. Drain Current

Capacitance

Gate Charge

On-Resistance vs. Junction Temperature


TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**N-CHANNEL**



TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)







N-CHANNEL







TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

P-CHANNEL




TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**P-CHANNEL**

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)
P-CHANNEL


TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**P-CHANNEL**

Normalized Thermal Transient Impedance, Junction-to-Foot





Legal Disclaimer Notice

Vishay

Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.