# Am8120

Octal D-Type Flip-Flop with Clear, Clock Enable and Three-State Control

### DISTINCTIVE CHARACTERISTICS

- Buffered common clock enable input
- · Buffered common asynchronous clear input
- · Three-state outputs

 8-bit, high-speed parallel register with positive edgetriggered. D-type flip-flops

### **GENERAL DESCRIPTION**

The Am8120 is an 8-bit register built using advanced Low-Power Schottky technology. The register consists of eight D-type flip-flops with a buffered common clock, a buffered common clock enable, a buffered asynchronous clear input, and three-state outputs.

When the clear input is LOW, the internal flip-flops of the register are reset to logic O (LOW), independent of all other inputs. When the clear input is HIGH, the register operates in the normal fashion.

When the three-state output enable  $(\overline{OE})$  input is LOW, the Y outputs are enabled and appear as normal TTL outputs.

When the output enable ( $\overline{OE}$ ) input is HIGH, the Y outputs are in the high impedance (three-state) condition. This does not affect the internal state of the flip-flop Q output.

The clock enable input  $(\overline{E})$  is used to selectively load data into the register. When the  $\overline{E}$  input is HIGH, the register will retain its current data. When the  $\overline{E}$  is LOW, new data is entered into the register on the LOW-to-HIGH transition of the clock input.

This device is packaged in a slim 24-pin package (0.3 inch row spacing).

# BLOCK DIAGRAM CLOCK PO CLOCK DIAGRAM CLOCK PO CLOCK DIAGRAM CLO


### **RELATED PRODUCTS**


Part No.	Description
Am25S18	Quad D Register
Am2920	Octal D Type Flip-flop
Am2954/5	Octal D Registers

03696B

# CONNECTION DIAGRAM TOD View

### Leadless Chip Carrier L-28-1






Note: Pin 1 is marked for orientation


\*Reserved - do not use.

### LOGIC SYMBOL



### ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Combinations					
Am8120	DC, DM FM LC, LM PC XC, XM				

### Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

### PIN DESCRIPTION

Pin No.	Name	1/0	Description
	Di		The D flip-flop data inputs.
1	CLR	i	When the clear input is LOW, the Q <sub>i</sub> outputs are LOW, regardless of the other inputs. When the clear input is HIGH, data can be entered into the register.
11	СР	1	Clock Pulse for the Register; enters data into the register on the LOW-to-HIGH transition.
	Yi	0	The register three-state outputs.
23	Ē	1	Clock Enable. When the clock enable is LOW, data on the D <sub>i</sub> input is transferred to the Q <sub>i</sub> output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the Q <sub>i</sub> outputs do not change state, regardless of the data or clock input transitions.
22	ŌĒ	ı	Output Control. When the OE input is HIGH, the Yi outputs are in the high impedance state. When the OE input is LOW, the TRUE register data is present at the Yi outputs.

### **Function Table**

	Inputs		Inputs Internal Outputs						
ŌĒ	CLR	Ē	Di	СР	Qį	Yi	Function		
Н	Х	х	· X	Х	X	Z	Hi-Z		
H	L	X X	X X	X	L L	Z L	Clear		
H	Н	H	X X	X X	NC Z NC NC		Hold		
HHLL	H H H H	سىدى	LHLH	† †	LHLH	Z Z L H	Load		

H = HIGH NC = No Change

L = LOW ↑ = LOW-to-HIGH Transition
X = Don't Care Z = High Impedance

### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65°C to +150°C
Temperature (Ambient) Under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5V to +7.0V
DC Voltage Applied to Outputs For
High Output State0.5V to +V <sub>CC</sub> max
DC Input Voltage0.5V to +7.0V
DC Output Current, Into Outputs
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### **OPERATING RANGES**

Commercial (C) Dev	rices
Temperature	0°C to +70°C
Supply Voltage	+4.75V to +5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+4.5V to +5.5V
Operating ranges de	fine those limits over which the function-
ality of the device is	s quaranteed.

### DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description Test Conditions (Note 1)			Min	Typ (Note 2)	Max	Units	
		V <sub>CC</sub> = MIN	MIL, I <sub>OH</sub> = -1.0mA COM'L, I <sub>OH</sub> = -2.6mA		2.4	3.4		Volts
Vон	Output HIGH Voltage	VIN = VIH or VIL			2.4	3.4		
		V <sub>CC</sub> = MIN	I <sub>OL</sub> = 4.0π	nA			0.4	
VOL	Output LOW Voltage	VIN = VIH or VIL	I <sub>OL</sub> = 8.0mA				0.45	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input to voltage for all input			2.0			Volts
		Guaranteed input logical LOW MIL				0.7		
V <sub>IL</sub>	Input LOW Level	voltage for all inputs COM'L					0.8	Volts
Vi	Input Clamp Voltage	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18mA					-1.5	Volts
l <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4V					-0.36	mA
lін	Input HIGH Current	V <sub>CC</sub> = MAX, V <sub>IN</sub> = :	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7V				20	μΑ
l <sub>l</sub>	Input HIGH Current	V <sub>CC</sub> = MAX, V <sub>IN</sub> =	7.0V				0.1	mA
	Off-State (High-Impedance)		Vo = 0.4V				-20	
10	Output Current	V <sub>CC</sub> = MAX					20	μA
Isc	Output Short Circuit Current (Note 3)	V <sub>CC</sub> = MAX			-15		-85	mA
loc	Power Supply Current (Note 4)	V <sub>CC</sub> = MAX				24	37	mA

Notes: 1. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Range for the applicable device type.

2. Typical limits are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. All outputs open, E = GND, D₁ inputs = CLR = ŌE = 4.5V. Apply momentary ground, then 4.5V to clock input.

## SWITCHING CHARACTERISTICS (T<sub>A</sub> = +25°C, V<sub>CC</sub> = 5.0V)

Parameters	Description	Test Conditions	Min	Тур	Max	Units	
t <sub>PLH</sub>				18	27	ns	
tpHL	Clock to Yi (OE LOW)				24	36	
tehr	Clear to Y		1	·	22	35	ns
t <sub>s</sub>	Data (D <sub>i</sub> )			10	3		ns
t <sub>h</sub>	Data (D <sub>i</sub> )		]	10	3		ns
-11		Active	1	15	10		ns
ts	Enable (Ē)	Inactive	C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ	20	12		
th	Enable (Ē)		T RL = 2.0k32	0	D		ns
ts	Clear Recovery (In-Active) to Clock			11	7		ns
		HIGH	]	20	14	L	กร
tpw	Clock	LOW	1	25	13		
t <sub>pw</sub>	Clear		1	20	13		ns
tzh			1		9	13	ns
tzL	OE to Yi			14	21		
thz			C <sub>L</sub> = 5.0pF R <sub>L</sub> = 2.0kΩ		20	30	ns
t <sub>LZ</sub>	OE to Yi	$R_L = 2.0 k\Omega$		24	36		
fmax	Maximum Clock Frequency (Note 1)				40		MHz


Note 1. Per industry convention, f<sub>max</sub> is the worst case value of the maximum device operating frequency with no constraints on t<sub>r</sub>, t<sub>f</sub>, pulse width or duty cycle.

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

			Test Conditions	COMMERCIAL		MILITARY		
Parameters	Description	Min		Max	Min	Max	Unite	
tpLH			•		33		39	ns
tPHL .	Clock to Yi (OE LOW)	Clock to Yi (OE LOW)			45		54	_ '' <u>`</u>
tPHL	Clear to Y				43		51	ns
	Data (D <sub>i</sub> )		1 '	12		15		กร
t <sub>s</sub>	Data (D <sub>i</sub> )		1	12		15		ns
th	Data (D)	Active	C <sub>1</sub> = 50pF	17		20		1
ts	Enable (Ē)	Inactive		20		23		ns ns
th	Enable (Ē)		C <sub>L</sub> = 50pF R <sub>L</sub> = 2.0kΩ	0		0		ns ns
t <sub>s</sub>	Clear Recovery (In-Active) to Clock			13		15		
18	Cical Head Co., (miles)	HIGH	1	25		30		ns
t <sub>pw</sub>	Clock	LOW	1	30		35		
t <sub>pw</sub>	Clear		1	22		25		ns
tzh			1		19		25	ns
	OE to Yi				30		39	] '"
tzı.	- Œ to Yi		Cr = 5.0oF		35		40	Τ
tHZ			$C_L = 5.0 pF$ $R_L = 2.0 k\Omega$		39		42	ns
1 <sub>max</sub>	Maximum Clock Frequency (Note 1)		25		20	1	MH	

<sup>\*</sup>AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

# LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.