


**NJMDAC-08**



NJMDAC-08 series are 8-bit monolithic multiplying digital to analog converters with very high speed performance. Open collector output provides dual complementary current outputs increasing versatility in application. Adjustable threshold logic input voltage through  $V_{LC}$  pin, can be connected to various type of digital IC products.

**■ Features**

Resolution	8bit
Settling Time	85ns
Linearity Error	$\pm 0.1\%FS$ MAX (NJM DAC-08H)
Full Scale Current Temperature Drift	50ppm/ $^{\circ}C$ MAX (NJM DAC-08H/E)
Wide Power Supply Range	$\pm 5V \sim \pm 18V$
Wide Output Voltage Range	$-10V \sim +18V$
Wide Range Adjustable Threshold Logic Input	$-10V \sim +13.5$ ( $V^+ / V^- = \pm 15V$ )
Multiplying operations can be performed	

**■ Package Outline**

N L	Ceramic DIP	Plastic DIP	Plastic DMP
0.1%	NJM DAC-08JH	NJM DAC-08DH	NJM DAC-08MH
0.19%	NJM DAC-08JE	NJM DAC-08DE	NJM DAC-08ME
0.39%	NJM DAC-08JC	NJM DAC-08DC	NJM DAC-08MC

**■ Block Diagram****■ Connection Diagram****■ Absolute Maximum Ratings (Ta=25°C)**

Parameters	Symbols	Ratings	Units
Supply Voltage	$V^+ - V^-$	36	V
Logic Input Voltage Range	$V_I$	$V^- \sim V^+ + 36$	V
Threshold Control Input Voltage	$V_{LC}$	$V^- \sim V^+$	V
Analog Current Outputs	$I_O$	4.2	mA
Reference Input Voltage Range	$V_{REF}$	$V^- \sim V^+$	V
Reference Input Differential Voltage	$V_{REF(+)} - V_{REF(-)}$	$\pm 18$	V
Reference Input Current	$I_{REF}$	5.0	mA
Power Dissipation	$P_D$	500	mW
Operating Temperature Range	$T_{opr}$	-20 ~ +75	°C
Storage Temperature Range	$T_{stg}$	-40 ~ +125	°C

■ Electrical Characteristics ( $V^+ = \pm 15 V$ ,  $I_{REF} = 2.0 \text{ mA}$ ,  $T_a = 25^\circ C$ )


Parameter	Symbol	Test Condition	DAC-08H			DAC-08E			DAC-08C			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
Resolution			8	8	8	8	8	8	8	8	8	Bit
Monotonicity			8	8	8	8	8	8	8	8	8	Bit
Nonlinearity	NL				$\pm 0.1$			$\pm 0.19$			$\pm 0.39$	%FS
*1 Settling Time	ts	To $\pm 1/2$ LSB, all bits switched ON or OFF		85	135		85	150		85	150	ns
*1 Propagation Delay	tPLH tPHL	All bits switched		35	60		35	60		35	60	ns
*1 Full Scale Tempco	TCIFs			$\pm 10$	$\pm 50$		$\pm 10$	$\pm 50$		$\pm 10$	$\pm 80$	ppm/°C
Output Voltage Compliance	VOC	$\Delta I_{FS} < 1/2$ LSB $R_{OUT} > 20 M\Omega$ typ.	-10		+18	-10		+18	-10		+18	V
Full Scale Current	I <sub>FS4</sub>	$V_{REF} = 10.000V$ $R_{14}, R_{15} = 5.000k\Omega$	1.984	1.992	2.000	1.94	1.99	2.04	1.94	1.99	2.04	mA
Full Scale Symmetry	I <sub>FS5</sub>	$I_{FS4} - I_{FS2}$		$\pm 0.5$	$\pm 4.0$		$\pm 1.0$	$\pm 8.0$		$\pm 2.0$	$\pm 16.0$	$\mu A$
Zero Scale Current	I <sub>ZS</sub>			0.1	1.0		0.2	2.0		0.2	4.0	$\mu A$
Output Current Range	I <sub>OR1</sub>	$V_{REF} = 15 V, V^- = 10 V$ $R_{14, 15} = 5 k\Omega$	2.1			2.1			2.1			mA
	I <sub>OR2</sub>	$V_{REF} = 25 V, V^- = 12 V$ $R_{14, 15} = 15.000 k\Omega$	4.2			4.2			4.2			mA
Logic Input Level "0"	V <sub>IL</sub>	$V_{LC} = 0 V$			0.8			0.8			0.8	V
"1"	V <sub>IH</sub>	$V_{LC} = 0 V$	2.0			2.0			2.0			V
Logic Input Current "0"	I <sub>IL</sub>	$V_{LC} = 0 V, V_{IN} = -10 V \sim +0.8 V$		-2.0	-10		-2.0	-10		-2.0	-10	$\mu A$
"1"	I <sub>IH</sub>	$V_{LC} = 0 V, V_{IN} = 2 V \sim 18 V$		0.002	10		0.002	10		0.002	10	$\mu A$
Logic Input Swing	V <sub>IS</sub>		-10		+18	-10		+18	-10		+18	V
Logic Threshold Range	V <sub>TH2</sub>		-10		+13.5	-10		+13.5	-10		+13.5	V
Reference Bias Current	I <sub>IS</sub>			-1.0	-3.0		-1.0	-3.0		-1.0	-3.0	$\mu A$
*1 Reference Input Slew Rate	dI/dt		4.0	8.0		4.0	8.0		4.0	8.0		$mA/\mu s$
*2 Power Supply Sensitivity	PSSI <sub>FS</sub>	$V^- = 4.5 V \sim 18 V, I_{REF} = 1.0 \text{ mA}$		$\pm 0.0003$	$\pm 0.01$		$\pm 0.0003$	$\pm 0.01$		$\pm 0.0003$	$\pm 0.01$	%/%
	PSSI <sub>IR</sub>	$V^- = -4.5 V \sim 18 V, I_{REF} = 1.0 \text{ mA}$		$\pm 0.002$	$\pm 0.01$		$\pm 0.002$	$\pm 0.01$		$\pm 0.002$	$\pm 0.01$	
*3 Power Supply Current	I <sup>+</sup>	$V^+ = \pm 5 V, I_{REF} = 1.0 \text{ mA}$		2.3	3.8		2.3	3.8		2.3	3.8	
	I <sup>-</sup>	"		-4.3	-5.8		-4.3	-5.8		-4.3	-5.8	
	I <sup>+</sup>	$V^+ = 5 V, V^- = -15 V$		2.4	3.8		2.4	3.8		2.4	3.8	
	I <sup>-</sup>	"		-6.4	-7.8		-6.4	-7.8		-6.4	-7.8	
	I <sup>+</sup>			2.5	3.8		2.5	3.8		2.5	3.8	
	I <sup>-</sup>			-6.5	-7.8		-6.5	-7.8		-6.5	-7.8	

\*1 Guaranteed by design


\*2 Calculation formula  $PSSI_{FS} = \left( \frac{| \Delta I_{FS} |}{I_{FS}} \times 100 \right) \div \left( \frac{18 - 4.5}{15} \right) \times 100$ \*3 Calculation formula  $P_D = I^+ \times (V^+ - V^-) + 2 I_{REF} \times |V^-|$

## ■ Typical Characteristics


### Full Scale Current vs. Reference Input Current

(All bits on,  $V^- = -15V$ )


### Reference Input Frequency Response

 $(R_{14} = R_{15} = 1k\Omega, R_L = 100\Omega, \text{ALL BITS "ON"})$ 


### Output Current vs. Output Voltage




### Supply Current vs. Supply Voltage (ALL BITS "HIGH", OR "LOW")



### Propagation Delay Time vs. Full Scale Current




### Supply Current vs. Supply Voltage (BITS MAY BE "HIGH" OR "LOW")




## ■ Typical Characteristics

### Supply Current vs. Ambient Temperature

( $I_{REF} = 2\text{mA}$ )




### Full Scale Current vs. Ambient Temperature




## ■ Typical Application

### ① Connecting Reference Voltage





- ① Positive Reference Voltage  
Minimum Compensation Capacitance  
 $C_C = R_{REF}(\text{k}\Omega) \times 15(\text{pF})$



- ② Negative Reference Voltage  
Recommended  $C_C$  Value  
(When  $V_{REF}$  is DC)

### ② Connecting Output Circuit




	B1	B2	B3	B4	B5	B6	B7	B8	$E_o$	$\bar{E}_o$
POS FULL RANGE	1	1	1	1	1	1	1	1	- 9.920	$\div 10.000$
POS FULL RANGE-LSB	1	1	1	1	1	1	1	0	- 9.840	$\div 9.920$
ZERO SCALE $\div$ LSB	1	0	0	0	0	0	0	1	- 0.050	$\div 0.160$
ZERO SCALE	1	0	0	0	0	0	0	0	0.000	$\div 0.050$
ZERO SCALE-LSB	0	1	1	1	1	1	1	1	$\div 0.080$	0.000
NEG FULL SCALE $\div$ LSB	0	0	0	0	0	0	0	1	$\div 9.920$	- 9.840
NEG FULL SCALE	0	0	0	0	0	0	0	0	$\div 10.000$	- 9.920

(1) Basic Bipolar Output Operation


	B1	B2	B3	B4	B5	B6	B7	B8	$I_{mA}$	$I_{\bar{m}A}$	$E_o$	$\bar{E}_o$
FULL RANGE	1	1	1	1	1	1	1	1	1.992	0.000	- 9.960	- 0.000
HALF SCALE $\div$ LSB	1	0	0	0	0	0	0	1	1.008	0.984	- 5.040	- 4.920
HALF SCALE	1	0	0	0	0	0	0	0	1.000	0.992	- 5.000	- 4.960
HALF SCALE-LSB	0	1	1	1	1	1	1	1	0.992	1.000	- 4.960	- 5.000
ZERO SCALE $\div$ LSB	0	0	0	0	0	0	0	1	0.008	1.984	- 0.040	- 9.920
ZERO SCALE	0	0	0	0	0	0	0	0	0.000	1.992	- 0.000	- 9.950

(2) Basic Unipolar Negative Operation

## (3) Connecting Output Buffer Amp.




(1) Positive Low Impedance Output Operation



(2) Negative Low Impedance Output Operation

## (4) Connecting to various type logic IC products



$V_{TH}$  temperature compensation is considered in the above circuit