

PRELIMINARY M5M51288BKP,KJ,VP-25V,-35V

Notice: This is not a final specification.
Some parameter limits are subject to change.

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

DESCRIPTION

The M5M51288BKP,KJ,VP are a family of 131072-word by 8-bit static RAMs, fabricated with the high performance CMOS silicon gate process and designed for high-speed application.

The M5M51288BKP,KJ,VP are offered in a 32-pin plastic dual-in-line package(DIP), 32-pin plastic small outline J-lead package(SOJ), 32-pin thin small outline package (TSOP).

These devices operate on a single 3.3V supply, and are directly TTL compatible. They include power down feature as well.

FEATURES

Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M51288BKP,KJ,VP - 25V	25ns	80 mA	1mA
M5M51288BKP,KJ,VP - 35V	35ns	70 mA	


- Single +3.3V power supply
- Fully static operation : No clocks, No refresh
- Common data I/O
- Easy memory expansion by $\overline{S_1}$, S_2
- Three-state outputs : OR-tie capability
- \overline{OE} prevents data contention in the I/O bus
- Directly TTL compatible : All inputs and outputs

PACKAGE

M5M51288BKP	32pin 300mil DIP
M5M51288BKJ	32pin 300mil SOJ
M5M51288BVP	32pin 8 X20mm ² TSOP(I)


APPLICATION

High speed memory units

PIN CONFIGURATION (TOP VIEW)**FUNCTION**

The operation mode of the M5M51288B series is determined by a combination of the device control inputs $\overline{S_1}$, S_2 , W and \overline{OE} . Each mode is summarized in the function table shown in next page.

A write cycle is executed whenever the low level W overlaps with the low level $\overline{S_1}$ and the high level S_2 . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of W , $\overline{S_1}$ or S_2 , whichever occurs first, requiring the set-up and hold time

BLOCK DIAGRAM

MITSUBISHI LSIs
M5M51288BKP,KJ,VP-25V,-35V

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

relative to these edge to be maintained. The output enable input \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \overline{W} at a high level and \overline{OE} at a low level while S_1 and S_2 are in an active state ($S_1=L, S_2=H$)

When setting S_1 at a high level or S_2 at a low level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by S_1 and S_2 .

FUNCTION TABLE

S_1	S_2	W	\overline{OE}	Mode	DQ	I_{CC}
X	L	X	X	Non selection	High-impedance	Active
H	X	X	X	Non selection	High-impedance	Stand-by
L	H	L	X	Write	Din	Active
L	H	H	L	Read	Dout	Active
L	H	H	H		High-impedance	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings			Unit
			Min	Typ	Max	
V_{CC}	Supply voltage		-3.5~7			V
V_I	Input voltage	With respect to GND	-3.5~ $V_{CC} + 0.3$			V
V_O	Output voltage		-3.5~7			V
P_d	Power dissipation	$T_a=25^\circ C$	1000			mW
T_{OPR}	Operating temperature		0~70			°C
$T_{STG(BIAS)}$	Storage temperature(bias)		-10~85			°C
T_{STG}	Storage temperature		-65~150			°C

* Pulse width $\leq 20\text{ns}$, in case of DC: -0.5V

DC ELECTRICAL CHARACTERISTICS ($T_a=0\sim 70^\circ C$, $V_{CC}=3.3V \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{IH}	High-level input voltage		2.2		$V_{CC}+0.3V$	V
V_{IL}	Low-level input voltage		-0.3*		0.8	V
V_{OH}	High-level output voltage	$I_{OH}=-4\text{mA}$	2.4			V
V_{OL}	Low-level output voltage	$I_{OL}=8\text{mA}$			0.4	V
I_I	Input current	$V_I=0\sim V_{CC}$			2	μA
I_{OZ}	Output current in off-state	$V_I(S)=V_{IH}$ $V_I(O)=0\sim V_{CC}$			10	μA
I_{CC1}	Active supply current (TTL level)	$V_I(S)=V_{IL}$ other inputs= V_{IH} or V_{IL} Output-open(duty 100%)	AC (25ns cycle)		80	mA
			AC (35ns cycle)		70	
			DC	40	50	
I_{CC2}	Stand-by supply current (TTL level)	$V_I(S)=V_{IH}$	AC (25ns cycle)		30	mA
			AC (35ns cycle)		25	
			DC		15	
I_{CC3}	Stand-by current (MOS level)	$V_I(S)\geq V_{CC}-0.2V$ other inputs $V_I\leq 0.2V$ or $V_I\geq V_{CC}-0.2V$		0.1	1	mA

* Pulse width $\leq 20\text{ns}$, in case of AC: -3.0V

CAPACITANCE ($T_a=0\sim 70^\circ C$, $V_{CC}=3.3V \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C_I	Input capacitance	$V_I=GND, V_O=25\text{mVrms}, f=1\text{MHz}$			6	pF
C_O	Output capacitance	$V_O=GND, V_I=25\text{mVrms}, f=1\text{MHz}$			6	pF

Note 1: Direction for current flowing into an IC is positive (no mark).

2: Typical value is $V_{CC}=3.3V, T_a=25^\circ C$

3: C_I, C_O are periodically sampled and are not 100% tested.

■ 6249825 0026115 4T7 ■



MITSUBISHI LSIs
M5M51288BKP,KJ,VP-25V,-35V

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc=3.3V±10%, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

- Input pulse levels $V_{IH} = 3.0V, V_{IL} = 0.0V$
 Input rise and fall time 3ns
 Input timing reference levels $V_{IH} = 1.5V, V_{IL} = 1.5V$
 Output timing reference levels $V_{OH} = 1.5V, V_{OL} = 1.5V$
 Output loads Fig1, Fig2




Fig.1 Output load




Fig.2 Output load for t_{en}, t_{dis}

(2) READ CYCLE


Symbol	Parameter	Limits				Unit	
		M5M51288B-25V		M5M51288B -35V			
		Min	Max	Min	Max		
t_{CR}	Read cycle time	25		35		ns	
$t_{A(A)}$	Address access time		25		35	ns	
$t_{A(S1)}$	Chip select 1 access time		25		35	ns	
$t_{A(S2)}$	Chip select 2 access time		20		30	ns	
t_{OE}	Output enable access time		13		18	ns	
$t_{dis(S1)}$	Output disable time after S_1 high	0	8	0	15	ns	
$t_{dis(S2)}$	Output disable time after S_2 low	0	8	0	15	ns	
$t_{dis(OE)}$	Output disable time after \overline{OE} high	0	8	0	15	ns	
$t_{en(S1)}$	Output enable time after S_1 low	4		4		ns	
$t_{en(S2)}$	Output enable time after S_2 high	4		4		ns	
$t_{en(OE)}$	Output enable time after \overline{OE} low	0		0		ns	
t_{VA}	Data valid time after address change	4		4		ns	
t_{PU}	Power-up time after chip selection	0		0		ns	
t_{PD}	Power-down time after chip selection		25		35	ns	

(3) WRITE CYCLE

Symbol	Parameter	Limits				Unit	
		M5M51288B-25V		M5M51288B -35V			
		Min	Max	Min	Max		
t_{CW}	Write cycle time	25		35		ns	
$t_{W(W)}$	Write pulse width	20		30		ns	
$t_{su(A)}$	Address setup time	0		0		ns	
$t_{su(A-W)}$	Address setup time with respect to W	20		30		ns	
$t_{su(S1)}$	Chip select 1 setup time	20		30		ns	
$t_{su(S2)}$	Chip select 2 setup time	20		30		ns	
$t_{su(D)}$	Data setup time	15		20		ns	
$t_{h(D)}$	Data hold time	0		0		ns	
$t_{rec(W)}$	Write recovery time	0		0		ns	
$t_{dis(W)}$	Output disable time after W low	0	8	0	15	ns	
$t_{dis(OE)}$	Output disable time after \overline{OE} high	0	8	0	15	ns	
$t_{en(W)}$	Output enable time after W high	0		0		ns	
$t_{en(OE)}$	Output enable time after \overline{OE} low	0		0		ns	

(4) TIMING DIAGRAMS


Read cycle (Note 4)



W="H"


Note 4 Addresses and S₁, S₂ valid prior to OE transition low by (t_{a(A)} - t_{a(OE)}), (t_{a(S1)} - t_{a(OE)}), t_{a(S2)} - t_{a(OE)}).

Write cycle (W control mode)




6249825 0026117 27T

Write cycle (S₁ control mode)



Write cycle (S₂ control mode)



Note 5: Hatching indicates the state is "don't care".

6: Writing is executed while S₂ high overlaps S₁ and W low.

7: When the falling edge of W is simultaneously or prior to the falling edge of S₁ or rising edge of S₂, the outputs are maintained in the high impedance state.

8: Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Figure 2.

9: t_{an}, t_{dis} are periodically sampled and are not 100% tested.