

PRELIMINARY M5M51288BKP, KJ, VP-25V, -35V

Note: This is not a final specification.
Some parametric limits are subject to change.

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

DESCRIPTION

The M5M51288BKP, KJ, VP are a family of 131072-word by 8-bit static RAMs, fabricated with the high performance CMOS silicon gate process and designed for high-speed application.

The M5M51288BKP, KJ, VP are offered in a 32-pin plastic dual-in-line package(DIP), 32-pin plastic small outline J-lead package(SOJ), 32-pin thin small outline package (TSOP).

These devices operate on a single 3.3V supply, and are directly TTL compatible. They include power down feature as well.

FEATURES

Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M51288BKP, KJ, VP - 25V	25ns	80 mA	
M5M51288BKP, KJ, VP - 35V	35ns	70 mA	1mA

- Single +3.3V power supply
- Fully static operation : No clocks, No refresh
- Common data I/O
- Easy memory expansion by \bar{S}_1, S_2
- Three-state outputs : OR-tie capability
- $\bar{O}E$ prevents data contention in the I/O bus
- Directly TTL compatible : All inputs and outputs


PACKAGE

- M5M51288BKP 32pin 300mil DIP
- M5M51288BKJ 32pin 300mil SOJ
- M5M51288BVP 32pin 8 X 20mm² TSOP(I)

APPLICATION

High speed memory units

PIN CONFIGURATION (TOP VIEW)




FUNCTION

The operation mode of the M5M51288B series is determined by a combination of the device control inputs \bar{S}_1, S_2, \bar{W} and $\bar{O}E$. Each mode is summarized in the function table shown in next page.

A write cycle is executed whenever the low level \bar{W} overlaps with the low level \bar{S}_1 and the high level S_2 . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of \bar{W} , \bar{S}_1 or S_2 , whichever occurs first, requiring the set-up and hold time

BLOCK DIAGRAM



MITSUBISHI LSIs M5M51288BKP,KJ,VP-25V,-35V

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

relative to these edge to be maintained. The output enable input \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \overline{W} at a high level and \overline{OE} at a low level while $\overline{S_1}$ and S_2 are in an active state ($\overline{S_1}=L, S_2=H$)

When setting $\overline{S_1}$ at a high level or S_2 at a low level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR -tie with other chips and memory expansion by $\overline{S_1}$ and S_2 .

FUNCTION TABLE

$\overline{S_1}$	S_2	\overline{W}	\overline{OE}	Mode	DQ	I _{cc}
X	L	X	X	Non selection	High-impedance	Active
H	X	X	X	Non selection	High-impedance	Stand-by
L	H	L	X	Write	Din	Active
L	H	H	L	Read	Dout	Active
L	H	H	H		High-impedance	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage	With respect to GND	-3.5*~7	V
V _I	Input voltage		-3.5*~V _{cc} + 0.3	V
V _O	Output voltage		-3.5*~7	V
P _d	Power dissipation	T _a =25°C	1000	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg(bias)}	Storage temperature(bias)		-10~85	°C
T _{stg}	Storage temperature		-65~150	°C

* Pulse width ≤ 20ns, in case of DC: - 0.5V

DC ELECTRICAL CHARACTERISTICS (T_a=0~70°C, V_{cc}=3.3V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		2.2		V _{cc} +0.3V	V
V _{IL}	Low-level input voltage		-0.3*		0.8	V
V _{OH}	High-level output voltage	I _{OH} =-4mA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} =8mA			0.4	V
I _I	Input current	V _I =0~V _{cc}			2	μA
I _{OZ}	Output current in off-state	V _{I(s)} =V _{IH} V _{I/O} =0~V _{cc}			10	μA
I _{cc1}	Active supply current (TTL level)	V _{I(s)} =V _{IL} other inputs=V _{IH} or V _{IL} Output-open(duty 100%)			80	mA
		AC (25ns cycle)			70	
		DC		40	50	
I _{cc2}	Stand-by supply current (TTL level)	V _{I(s)} =V _{IH}			30	mA
		AC (35ns cycle)			25	
		DC			15	
I _{cc3}	Stand-by current (MOS level)	V _{I(s)} ≥ V _{cc} -0.2V other inputs V _I ≤ 0.2V or V _I ≥ V _{cc} -0.2V		0.1	1	mA

* Pulse width ≤ 20ns, in case of AC: - 3.0V

CAPACITANCE (T_a=0~70°C, V_{cc}=3.3V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _I	Input capacitance	V _I =GND, V _I =25mVrms, f=1MHz			6	pF
C _O	Output capacitance	V _O =GND, V _O =25mVrms, f=1MHz			6	pF

Note 1: Direction for current flowing into an IC is positive (no mark).

2: Typical value is V_{cc}=3.3V, T_a=25°C

3: C_I, C_O are periodically sampled and are not 100% tested.

6249825 0026115 4T7

MITSUBISHI LSIs
M5M51288BKP,KJ,VP-25V,-35V

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 3.3\text{V} \pm 10\%$, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse levels $V_{IH} = 3.0\text{V}$, $V_{IL} = 0.0\text{V}$
 Input rise and fall time 3ns
 Input timing reference levels $V_{IH} = 1.5\text{V}$, $V_{IL} = 1.5\text{V}$
 Output timing reference levels $V_{OH} = 1.5\text{V}$, $V_{OL} = 1.5\text{V}$
 Output loads Fig1, Fig2




Fig.1 Output load




Fig.2 Output load for t_{en} , t_{dis}

(2) READ CYCLE


Symbol	Parameter	Limits				Unit
		M5M51288B-25V		M5M51288B-35V		
		Min	Max	Min	Max	
t_{CR}	Read cycle time	25		35		ns
$t_{a(A)}$	Address access time		25		35	ns
$t_{a(S1)}$	Chip select 1 access time		25		35	ns
$t_{a(S2)}$	Chip select 2 access time		20		30	ns
$t_{a(OE)}$	Output enable access time		13		18	ns
$t_{dis(S1)}$	Output disable time after $\overline{S1}$ high	0	8	0	15	ns
$t_{dis(S2)}$	Output disable time after $S2$ low	0	8	0	15	ns
$t_{dis(OE)}$	Output disable time after \overline{OE} high	0	8	0	15	ns
$t_{en(S1)}$	Output enable time after $\overline{S1}$ low	4		4		ns
$t_{en(S2)}$	Output enable time after $S2$ high	4		4		ns
$t_{en(OE)}$	Output enable time after \overline{OE} low	0		0		ns
$t_{v(A)}$	Data valid time after address change	4		4		ns
t_{PU}	Power-up time after chip selection	0		0		ns
t_{PD}	Power-down time after chip selection		25		35	ns

(3) WRITE CYCLE

Symbol	Parameter	Limits				Unit
		M5M51288B-25V		M5M51288B-35V		
		Min	Max	Min	Max	
t_{CW}	Write cycle time	25		35		ns
$t_{W(W)}$	Write pulse width	20		30		ns
$t_{su(A)}$	Address setup time	0		0		ns
$t_{su(A-WH)}$	Address setup time with respect to \overline{W}	20		30		ns
$t_{su(S1)}$	Chip select 1 setup time	20		30		ns
$t_{su(S2)}$	Chip select 2 setup time	20		30		ns
$t_{su(D)}$	Data setup time	15		20		ns
$t_{h(D)}$	Data hold time	0		0		ns
$t_{rec(W)}$	Write recovery time	0		0		ns
$t_{dis(W)}$	Output disable time after \overline{W} low	0	8	0	15	ns
$t_{dis(OE)}$	Output disable time after \overline{OE} high	0	8	0	15	ns
$t_{en(W)}$	Output enable time after \overline{W} high	0		0		ns
$t_{en(OE)}$	Output enable time after \overline{OE} low	0		0		ns

(4) TIMING DIAGRAMS


Read cycle (Note 4)




W="H"

Note 4 Addresses and $\bar{S}1, S2$ valid prior to \bar{OE} transition low by $(ta(A) - ta(OE))$, $(ta(S1) - ta(OE))$, $ta(S2) - ta(OE)$.


Write cycle (W control mode)



Write cycle (\bar{S}_1 control mode)



Write cycle (S_2 control mode)



Note 5: Hatching indicates the state is "don't care".

6: Writing is executed while S2 high overlaps \bar{S}_1 and W low.

7: When the falling edge of W is simultaneously or prior to the falling edge of \bar{S}_1 or rising edge of S2, the outputs are maintained in the high impedance state.

8: Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Figure 2.

9: t_{en} , t_{dis} are periodically sampled and are not 100% tested.