- Reduced-Power Versions of SN54196, SN54197, SN74196, and SN74197
   50-MHz Counters
- D-C Coupled Counters Designed to Replace Signetics 8280, 8281, 8290, and 8291 Counters in Most Applications
- Performs BCD, Bi-Quinary, or Binary Counting
- Fully Programmable
- Fully Independent Clear Input
- Counts at Input Frequencies from 0 to 35 MHz
- Input Clamping Diodes Simplify System Design

#### description


These high-speed monolithic counters consist of four d-c coupled master-slave flip-flops which are internally interconnected to provide either a divide-by-two and a divide-by-five counter (SN54176, SN74176) or a divide-by-two and a divide-by-eight counter (SN54177, SN74177). These counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.

These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.


These high-speed counters will accept count frequencies of 0 to 35 megahertz at the clock-1 input and 0 to 17.5 megahertz at the clock-2 input. During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. The counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.


All inputs are diode-clamped to minimize transmission-line effects and simplify system design. The circuits are compatible with most TTL logic families. Typical power dissipation is

SN54176, SN54177 . . . J PACKAGE SN74176, SN74177 . . . N PACKAGE (TOP VIEW)



# logic symbols†





<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

150 milliwatts. The SN54176 and SN54177 circuits are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125  $^{\circ}\text{C}$ ; the SN74176 and SN74177 circuits are characterized for operation from 0  $^{\circ}\text{C}$  to 70  $^{\circ}\text{C}$ .

Texas VI

2

TL Devices

# typical count configurations

#### SN54176 and SN74176

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore, the count may be operated in three independent modes:

- When used as a binary-coded-decimal decade counter, the clock-2 input must be externally connected to the QA output. The clock-1 input receives the incoming count, and a count sequence is obtained in accordance with the BCD count sequence function table shown at right.
- 2. If a symmetrical divide-by-ten count is desired for frequency synthesizers (or other applications requiring division of a binary count by a power of ten), the QD output must be externally connected to the clock-1 input. The input count is then applied at the clock-2 input and a divide-by-ten square wave is obtained at output QA in accordance with the bi-quinary function table.

#### FUNCTION TABLES SN54176, SN74176

#### DECADE (BCD) (See Note A)

BI-QUINARY (5-2) (See Note B)

COUNT	OUTPUT									
COON	ďΩ	$\alpha_{\text{C}}$	$\sigma_{\!B}$	$\mathbf{Q}_{\mathbf{A}}$						
0	L	L	L	ᆫ						
1	L	L	L	н						
2	L	L	Н	L						
3	L	L	Н	н						
4	L	Н	L	L						
5	L	Н	L	н						
6	ļ٤	Н	н	L						
7	L	Н	Н	н						
8	н	L	L	L						
9	н	L	L	Н						

20140		OUT	PUT	
COUN	QA	QD	Qς	$\sigma_{B}$
0	L	L	Т	٦
1	L	L	L	н
2	L	L	Н	L
3	L	L	Н	Н
4	L	н	L	L
5	Н	L	L	L
6	н	L	L	Н
7	] H	L	Н	L
8	Н	L	Н	Н
9	Н	Н	L	L

H = high level, L = low level

NOTES: A. Output QA connected to clock-2 input.

- B. Output QD connected to clock-1 input.
- 3. For operation as a divide-by-two counter and a divide-by-five counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-two function. The clock-2 input is used to obtain binary divide-by-five operation at the QB, QC, and QD outputs. In this mode, the two counters operate independently; however, all four flip-flops are loaded and cleared simultaneously.

#### SN54177 and SN74177

The output of flip-flop A is not internally connected to the succeeding flip-flops, therefore the counter may be operated in two independent modes:

- When used as a high-speed 4-bit ripple-through counter, output Q<sub>A</sub> must be externally connected to the clock-2 input. The input count pulses are applied to the clock-1 input. Simultaneous divisions by 2, 4, 8, and 16 are performed at the Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, and Q<sub>D</sub> outputs as shown in the function table at right.
- 2. When used as a 3-bit ripple-through counter, the input count pulses are applied to the clock-2 input. Simultaneous frequency divisions by 2, 4, and 8 are available at the QB, QC, and QD outputs. Independent use of flip-flop A is available if the load and clear functions coincide with those of the 3-bit ripple-through counter.


FUNCTION TABLE SN54177, SN74177 (See Note A)

(See Note A)												
COLUNIT	OUNT OUTPUT											
COONT	αD	αc	QB	$\mathbf{Q}_{\mathbf{A}}$								
0	L	L	L	٦								
1	L	L	L	Н								
2	L	L	Н	L								
3	L	L	Н	н								
4	L	н	L	L								
5	L	Н	L	н								
6	L	Н	Н	L								
7	L	Н	н	Н								
8	н	L	L	L								
9	н	L	L	Н								
10	H	L	Н	L								
11	н	L	Н	Н								
12	н	Н	L	L								
13	н	н	L	Н								
14	н	Н	Н	L								
15	н	Н	Н	н								

H = high level, L = low level

NOTE A: Output Q<sub>A</sub> connected to clock-2 input.







DATA D (11)


DATAC (3)


CLEAR (13)


DATA A (4) COUNT/ (1) LOAD DATA B (10)

CLOCK 2 (6)

## schematics of inputs and outputs







# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)																						7	7 V
Input voltage														•	٠	•	•	•	-			5.0	3 V
International Lang Mate 21										 												5.5	υC
Otime from oir tomporature range:	SNI	5417	6 9	SN	541	77	Cir	rcui	ts											-55	C to	125	י כ
	SN	7417	6 9	SN	741	77	Cir	rcui	ts												, ,	.0 /1	, ,
Storage temperature range											٠	٠	٠	٠	٠	٠	٠	•		-65	C to	150	, ,

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the clear and count/load inputs.

# recommended operating conditions

		MIN	NOM	MAX	UNI
	SN54'	4.5	5	5.5	V
Supply voltage, V <sub>CC</sub>	SN74'	4.75	5	5.25	Ľ
High-level output current Toy				-800	μA
				16	m/
	Clock-1 input	0		35	МН
Count frequency (see Figure 1)	Clock-2 input	0		17.5	
	Clock-1 input	14			,
ligh-level output current, IOH ow-level output current, IOL count frequency (see Figure 1) ulse width, t <sub>W</sub> (see Figure 1) uput hold time, t <sub>h</sub> (see Figure 1)	Clock-2 input	28			] ,
	Člear	20			] "
	Load	25			<u>L</u> .
	High-level data	tw(load	}		I
igh-level output current, IOH  ow-level output current, IOL  ount frequency (see Figure 1)  ulse width, t <sub>W</sub> (see Figure 1)  uput hold time, t <sub>h</sub> (see Figure 1)  put setup time, t <sub>su</sub> (see Figure 1)  Count enable time, t <sub>enable</sub> (see Note 3 and Figure 1)  Operating free-air temperature, TA	Low-level data	t <sub>w</sub> (load	)		<u>l "</u>
	High-level data	15			J ,
Input setup time, t <sub>su</sub> (see Figure 1)	SN74'	20			] "
Count enable time, tenable (see Note 3 and Figure 1)		25			Ţη
Court Wilder - Cellable	SN54'	-55		125	
igh-level output current, IOH  ow-level output current, IOL  ount frequency (see Figure 1)  ulse width, tw (see Figure 1)  nput hold time, th (see Figure 1)  nput setup time, tsu (see Figure 1)  Count enable time, tenable (see Note 3 and Figure 1)	SN74'	0		70	1

NOTE 3: Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		PARAMETER TEST CONDITIONS†				SN54	176, SN	74176	SN54	74177	UNIT	
			TEST CC	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT		
VIH	High-level input voltage					2			2			V
VIL	Low-level input voltage							0.8			0.8	V
VIK	Input clamp voltage		VCC = MIN,	= -12 mA				-1.5			-1.5	V
V <sub>OH</sub> High-level output voltage		V <sub>CC</sub> = MIN, V V <sub>IL</sub> = 0.8 V, I		ıΑ	2.4	3.4		2.4	3.4		٧	
V <sub>OL</sub> Low-level output voltage		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA¶				0.2	0.4		0.2	0.4	٧	
Ti	Input current at maximu	ım input voltage	VCC = MAX,			1	,		1	mΑ		
	Data, count/load	Data, count/load	oad					40			40	
fтн	High-level input current	Clear, clock 1	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.4 V				80			80	μА
		Clock 2						120			0.8 -1.5 0.4 1 40	
		Data, count/load						-1.6			-1.6	
1	I am land in an a more	Clear	V <sub>CC</sub> = MAX,	V. = 0.4.V				-3.2			-3.2	mA
HL	Low-level input current	Clock 1	ACC - MYY	V   - 0.4 V				-4.8			-4.8	niA.
		Clock 2						-4.8			-3.2	
1	Chart singuit autout au	2	V NAA V		SN54'	-20		57	-20		-57	mA
los	Short-circuit output curr	enr 8	V <sub>CC</sub> = MAX		SN74'	-18		-57	-18		-57	IIIA
Icc	Supply current		V <sub>CC</sub> = MAX, S	See Note 4			30	48		30	48	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 4: I<sub>CC</sub> is measured with all inputs grounded and all outputs open.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $R_L = 400 \Omega$ , $C_L = 15 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ , see figure 1

PARAMETER#	FROM (INPUT)	TO (OUTDUIT)	SN54	176, SM	174176	SN541	UNIT		
PAKAMETER"	FROM (INPUT)	TO (OUTPUT) MI	MIN	TYP	MAX	MIN	TYP	MAX	UNII
f <sub>max</sub>	Clock 1	QA	35	50		35	50		MHz
tPLH .	Clock 1	0.		8	13		8	13	ns
tPH L	CIOCK I	Q <sub>A</sub>		11	17		11	17	115
tPLH .	Clock 2	0-		11	17		11	17	
<sup>t</sup> PHL	CIUCK 2	αB		17	26		17	26	ns
<sup>t</sup> PLH	Clock 2	0-		27	41		27	41	ns
tPHL	Clock 2	α <sub>C</sub>		34	51		34	51	ns
tPLH .	Clock 2	0-		13	20		44	66	ns
tPHL	Clock 2		i i	17	26		50	75	1"
t <sub>PLH</sub>	A, B, C, D	Ω <sub>A</sub> , Ω <sub>B</sub> , Ω <sub>C</sub> , Ω <sub>D</sub>		19	29		19	29	ns
tpHL	A, B, C, D	QM, QB, QC, QD		31	46		31	46	""
t <sub>PLH</sub>	Load	Λου.		29	43		29	43	
tPHL	LUdd	Any .		32	48		32	48	ns
<sup>t</sup> PHL	Clear	Апу		32	48		32	48	ns

<sup>#</sup>fmax = maximum count frequency.




 $<sup>^{\</sup>ddagger}$  All typical values are at VCC = 5 V, TA = 25 °C.  $^{\$}$  Not more than one output should be shorted at a time.

<sup>1</sup>QA outputs are tested at IOL = 16 mA plus the limit value of IIL for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.

tpLH = propagation delay time, low-to-high-level output.

tpHI = propagation delay time, high-to-low-level output.





 A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle ≤ 50%, t<sub>r</sub> < 5 ns, and unless specified, t<sub>f</sub> < 5 ns. When testing f<sub>nax</sub>, vary PRR.
 B. C\_L includes probe and jig capacitance. NOTES:

Unless otherwise specified,  $Q_A$  is connected to clock 2. All diodes are 1N3064 or equivalent.

ان ن