


DESCRIPTION:

The DPS9264G-90, -100, -120, -150 is a 8K X 8 Static Random Access Memory (SRAM) fabricated with a CMOS silicon gate process. The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible, and a single +5V power supply is required.



The DPS9264G is ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required. All devices offer the advantages of low power dissipation, low cost and high performance.

FEATURES:

- 8,192 Words by 8-Bits Organization
- Access Times: 90, 100, 120, 150ns (max.)
- Low Power: 1.5mW (max.) Full Standby
- Fully Static Operation; No Clock or Refresh Required
- TTL Compatible Input and Output
- Common Data Input and Output
- Single +5V Power Supply, ±10% Tolerance
- Three State Output
- Standard JEDEC 32-Pad LCC Package



3



PIN NAMES	
A0-A12	Address Inputs
I/O0-I/O7	Data Input/Output
CE1, CE2	Chip Enables
WE	Write Enable
OE	Output Enable
V _{DD}	Power (+5V)
V _{SS}	Ground
N.C.	No Connect

TRUTH TABLE						
Mode	CE $\bar{1}$	CE2	OE	WE	I/O	I $_{CC}$
Not Selected	H	X	X	X	HIGH-Z	Standby
Not Selected	X	L	X	X	HIGH-Z	Standby
DOUT Disable	L	H	H	H	HIGH-Z	Active
Read	L	H	L	H	DOUT	Active
Write	L	H	X	L	DIN	Active

L = LOW H = HIGH X = Don't Care

ABSOLUTE MAXIMUM RATINGS ³			
Symbol	Parameter	Value	Unit
T $_{STC}$	Storage Temperature	-65 to +150	°C
T $_{BIAS}$	Temperature Under Bias	-55 to +125	°C
V $_{DD}$	Supply Voltage ¹	-0.5 to +7.0	V
V $_{I/O}$	Input/Output Voltage ¹	-0.3 ² to V $_{DD}$ +0.5	V

RECOMMENDED OPERATING RANGE ¹					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
V $_{DD}$	Supply Voltage	4.5	5.0	5.5	V
V $_{IH}$	Input HIGH Voltage	2.2		V $_{DD}$ +0.3	V
V $_{IL}$	Input LOW Voltage	-0.3 ²		0.8	V

CAPACITANCE ⁴ : T $_A$ = 25°C, F = 1.0MHz				
Symbol	Parameter	Max.	Unit	Condition
C $_{CE}$	Chip Enable	7	pF	V $_{IN}$ = 0V
C $_{ADR}$	Address Input	7		
C $_{WE}$	Write Enable	7		
C $_{OE}$	Output Enable	7		
C $_{I/O}$	Data Input/Output	10		

DC OPERATING CHARACTERISTICS: Over the operating ranges.									
Symbol	Characteristics	Test Conditions	C		I		M/B		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
I $_{IN}$	Input Leakage Current	V $_{IN}$ = 0V to V $_{DD}$	-2	2	-2	2	-2	2	μA
I $_{OUT}$	Output Leakage Current	V $_{I/O}$ = 0V to V $_{DD}$, CE $\bar{1}$ and OE = V $_{IH}$, CE2 and WE = V $_{IL}$	-2	2	-2	2	-2	2	μA
I $_{CC1}$	Operating Supply Current	CE $\bar{1}$ = V $_{IL}$, CE2 = V $_{IH}$, V $_{IN}$ = V $_{IH}$ or V $_{IL}$, I $_{OUT}$ = 0mA	-	40	-	45	-	50	mA
I $_{CC2}$	Average Operating Supply Current	V $_{IN}$ = V $_{IL}$ or V $_{IH}$, I $_{OUT}$ = 0mA, t $_{CYC}$ = min.	-	60	-	65	-	70	mA
I $_{SB1}$	Standby Supply Current (TTL)	CE $\bar{1}$ = V $_{IH}$ or CE2 = V $_{IL}$	-	2	-	2	-	2	mA
I $_{SB2}$	Standby Supply Current (CMOS)	CE $\bar{1}$ = CE2 ≥ V $_{DD}$ -0.2V or CE2 ≤ 0.2V	-	120	-	150	-	275	μA
I $_{DR3}$	3.0V Data Retention Supply Current	CE $\bar{1}$ = CE2 ≥ V $_{DD}$ -0.2V or CE2 ≤ 0.2, V $_{DD}$ = 3.0V	-	30	-	60	-	110	μA
I $_{DR2}$	2.0V Data Retention Supply Current	CE $\bar{1}$ = CE2 ≥ V $_{DD}$ -0.2V or CE2 ≤ 0.2, V $_{DD}$ = 2.0V	-	25	-	50	-	100	μA
V $_{OL}$	Output Voltage Low	I $_{OUT}$ = 2.1mA	-	0.4		0.4	-	0.4	V
V $_{OH}$	Output Voltage High	I $_{OUT}$ = -1.0mA	2.4	-	2.4	-	2.4	-	V

DATA RETENTION CHARACTERISTICS: Over the operating ranges.					
Symbol	Parameter	Test Condition	Min.	Max.	Unit
V $_{DR}$	V $_{DD}$ for Data Retention	CE $\bar{1}$ = CE2 ≥ V $_{DD}$ -0.2V or CE2 ≤ 0.2V	2.0	5.5	V
t $_{CDR}$	Chip Disable to Data Retention Time	See Data Retention Waveforms	0	-	ns
t $_R$	Operation Recovery Time	See Data Retention Waveforms	t $_{RC}$ *	-	ns


* t $_{RC}$ = Read Cycle Time.



AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns*
Input and Output Timing Reference Levels	1.5V

* Transition between 0.8V and 2.2V.
 ** Including Probe and Jig Capacitance.

Figure 1. Output Load



3

OUTPUT LOAD		
Load	C _t	Parameters Measured
1	100 pF	except tCLZ, tCHZ, tOHZ, tOLZ, tWLZ and tWHZ
2	5 pF	tCLZ, tCHZ, tOHZ, tOLZ, tWLZ and tWHZ


AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges ^{6,7}											
No.	Symbol	Parameter	-90†		-10		-12		-15		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Read Cycle Time	90		100		120		150		ns
2	t _{AA}	Address Access Time		90		100		120		150	ns
3	t _{CO1}	Chip Enable (CE1) to Output Valid		90		100		120		150	ns
4	t _{CO2}	Chip Enable (CE2) to Output Valid		90		100		120		150	ns
5	t _{OE}	Output Enable to Output Valid		50		50		60		70	ns
6	t _{LZ1}	Chip Enable (CE1) to Output in LOW-Z ^{4, 5}	10		10		10		10		ns
7	t _{LZ2}	Chip Enable (CE2) to Output in LOW-Z ^{4, 5}	10		10		10		10		ns
8	t _{OLZ}	Output Enable to Output in LOW-Z ^{4, 5}	5		5		5		5		ns
9	t _{HZ1}	Chip Enable (CE1) to Output in HIGH-Z ^{4, 5}		35		35		40		50	ns
10	t _{HZ2}	Chip Enable (CE2) to Output in HIGH-Z ^{4, 5}		35		35		40		50	ns
11	t _{OHZ}	Output Enable to Output in HIGH-Z ^{4, 5}		35		35		40		50	ns
12	t _{OH}	Output Hold from Address Change	10		10		10		10		ns

AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges ^{6,7}											
No.	Symbol	Parameter	-90†		-10		-12		-15		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
13	t _{WC}	Write Cycle Time	90		100		120		150		ns
14	t _{CW1}	Chip Enable (CE1) to End of Write	75		80		85		90		ns
15	t _{CW2}	Chip Enable (CE2) to End of Write	75		80		85		90		ns
16	t _{AW}	Address Valid to End of Write	75		80		85		90		ns
17	t _{AS}	Address Set-up Time***	0		0		0		0		ns
18	t _{WP}	Write Pulse Width	60		65		70		75		ns
19	t _{WR}	Write Recover Time	0		0		0		0		ns
20	t _{WHZ}	Write Enable to Output in HIGH-Z ^{4, 5}		35		35		40		45	ns
21	t _{DW}	Data to Write Time Overlap	50		50		50		50		ns
22	t _{DH}	Data Hold Time	0		0		0		0		ns
23	t _{OW}	Output Active from End of Write	5		5		5		5		ns


† Commercial Only.
 *** Valid for both Read and Write Cycles.




DATA RETENTION WAVEFORM: $\overline{CE1}$ Controlled.





DATA RETENTION WAVEFORM: CE2 Controlled.



READ CYCLE






ORDERING INFORMATION

<u>DP</u> PREFIX	<u>S9264G</u> - DEVICE TYPE	<u>XX</u> SPEED	<u>X</u> GRADE	C	COMMERCIAL	0°C to +70°C
				I	INDUSTRIAL	-40°C to +85°C
				M	MILITARY	-55°C to +125°C
				B	MIL-PROCESSED	-55°C to +125°C
				90	90ns	
				10	100ns	
				12	120ns	
				15	150ns	
				8KX8 CMOS SRAM 32-PAD LCC		


MECHANICAL DIAGRAM



NOTES:

1. All voltages are with respect to V_{SS} .
2. -1.0V min. for pulse width less than 20ns (V_{IL} min. = -0.3V at DC level).
3. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is sampled and not 100% tested.
5. Transition is measured at the point of ± 500 mV from steady state voltage.
6. When \overline{OE} and \overline{CE} are LOW and \overline{WE} is HIGH, I/O pins are in the output state; and input signals of opposite phase to the outputs must not be applied.
7. The outputs are in a high impedance state when \overline{WE} is LOW.

WAVEFORM KEY



Dense-Pac Microsystems, Inc.

7321 Lincoln Way • Garden Grove, California 92641-1428
 (714) 898-0007 • (800) 642-4477 (Outside CA) • FAX: (714) 897-1772

