

4-Mbit (512K x 8) Static RAM

Features

- 4.5V-5.5V operation
- Low active power
 - □ Typical active current: 2.5 mA @ f = 1 MHz
 - ☐ Typical active current:12.5 mA @ f = fmax
- Low standby current
- Automatic power down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ features
- CMOS for optimum speed and power
- Available in standard Pb-free and non Pb-free 32-lead (450-mil)
 SOIC and 32-lead TSOP II packages


Functional Description

The CY62148BN is a high performance CMOS static RAM organized as 512K words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and tri-state drivers. This device has an automatic power down feature that reduces power consumption by more than 99% when deselected.

 $\underline{\text{To w}}$ rite to the device, take Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O $_0$ through I/O $_7$) is then written into the location specified on the address pins (A $_0$ through A $_{18}$).

To read from the device, take Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) HIGH for read. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

The eight input/output pins (I/O $_0$ through I/O $_7$) \underline{go} into a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or a write operation is in progress (CE LOW and WE LOW).



Cypress Semiconductor CorporationDocument Number: 001-06517 Rev. *C

198 Champion Court

San Jose, CA 95134-1709 •

408-943-2600

Revised March 19, 2010






Contents

| Functional Description | .1 |
|---|-------|
| Pin Configuration | . 3 |
| Product Portfolio | .3 |
| Maximum Ratings | . 4 |
| Operating Range | . 4 |
| Electrical Characteristics Over the Operating Range | . 4 |
| Capacitance ^[4] | . 4 |
| AC Test Loads and Waveforms | . 4 |
| Switching Characteristics ^[5] Over the Operating Range | . 5 |
| Data Retention Characteristics (Over the Operating Ran | ge) 6 |
| Data Retention Waveform | .6 |
| Switching Waveforms | .6 |
| Read Cycle No. 1 ^[10, 11] | |
| Read Cycle No. 2 (OE Controlled)[11, 12] | . 6 |
| Write Cycle No. 1 (CE Controlled)[13] | |

| | ng |
|---|-----------------|
| Write) ^[13, 14] | 7 |
| Write Cycle No. 3 (WE Controlled, OE LOW)[13, 1 | ^{4]} 8 |
| Truth Table | 8 |
| Ordering Information | 8 |
| Package Diagrams | |
| | |
| Document History PageSales, Solutions, and Lega | I Infor- |
| Document History PageSales, Solutions, and Legamation | |
| | 10 |
| mation | 10 |
| Worldwide Sales and Design Support | 10 11 11 |



Pin Configuration



Product Portfolio

| | | V _{CC} Range | | | Power Dissipation | | | | |
|-------------|-------|-----------------------|------|-------|--|-----|--------------------|-----------------------|--|
| Product | | | | Speed | Operating I_{CC} (mA) $f = f_{max}$ | | Standby | I _{SB2} (μA) | |
| | | | | | | | Typ ^[1] | Max | |
| | Min | Тур | Max | | Typ ^[1] | Max | тур | IVIAX | |
| CY62148BNLL | 4.5 V | 5.0V | 5.5V | 70 ns | 12.5 | 20 | 4 | 20 | |

Note

Document Number: 001-06517 Rev. *C Page 3 of 11

^{1.} Typical values are measured at V_{CC} = 5V, T_A = 25°C, and are included for reference only and are not tested or guaranteed.



Maximum Ratings

Exceeding the maximum rating may impair the device's useful life. User guidelines only and are not tested.

Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied-55°C to +125°C Supply Voltage on V_{CC} to Relative GND–0.5V to +7.0V

DC Voltage Applied to Outputs in High Z $\rm State^{[2]}$-0.5V to $\rm V_{CC}$ +0.5V

| DC Input Voltage ^[2] | –0.5V to V _{CC} +0.5V |
|---------------------------------|--------------------------------|
| Current into Outputs (LOW) | 20 mA |
| Static Discharge Voltage | 2001V |
| (per MIL-STD-883, Method 3015) | |
| Latch Up Current | >200 mA |

Operating Range

| Range | Ambient Temperature ^[3] | V _{CC} |
|------------|---------------------------------------|-----------------|
| Industrial | –40°C to +85°C | 4.5V-5.5V |


Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Cond | itions | C | Y62148BI | N | Unit |
|------------------|--|---|--------------------------|--------------------|----------|----------------------|------|
| raiailletei | Description | lest Collu | Min | Typ ^[1] | Max | Onit | |
| V _{OH} | Output HIGH Voltage | I _{OH} = -1 mA | | 2.4 | | | V |
| V _{OL} | Output LOW Voltage | I _{OL} = 2.1 mA | | | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | | 2.2 | | V _{CC} +0.3 | V |
| V _{IL} | Input LOW Voltage | | | -0.3 | | 0.8 | V |
| I _{IX} | Input Leakage Current | $GND \le V_1 \le V_{CC}$ | | -1 | | +1 | μΑ |
| I _{OZ} | Output Leakage Current | $GND \le V_1 \le V_{CC}$, Out | tput Disabled | -1 | | +1 | μΑ |
| I _{CC} | V _{CC} Operating | $f = f_{MAX} = 1/t_{RC}$ | $I_{OUT} = 0 \text{ mA}$ | | 12.5 | 20 | mA |
| | Supply Current | f = 1 MHz | $V_{CC} = Max.,$ | | 2.5 | | mA |
| I _{SB1} | Automatic CE Power Down Current – TTL Inputs | $\begin{array}{c} \text{Max. } V_{CC}, \overline{\text{CE}} \geq V_{IH} \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{II} \end{array}$ | _, f = f _{MAX} | | | 1.5 | mA |
| I _{SB2} | Automatic CE Power Down Current – CMOS Inputs | $\begin{array}{c} \text{Max. V}_{CC}, \overline{\text{CE}} \geq \text{V}_{CC} \\ \text{V}_{IN} \geq \text{V}_{CC} - 0.3\text{V}, \text{or} \end{array}$ | | | 4 | 20 | μΑ |

Capacitance^[4]

| Parameter | Description | Test Conditions | Max. | Unit |
|------------------|--------------------|---|------|------|
| C _{IN} | Input Capacitance | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 6 | pF |
| C _{OUT} | Output Capacitance | V _{CC} – 5.0V | 8 | pF |

AC Test Loads and Waveforms



- 2. V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.
- T_A is the "instant on" case temperature
- 4. Tested initially and after any design or process changes that may affect these parameters.



Switching Characteristics^[5] Over the Operating Range

| Danamatan | Description | CY62 | 148BN | l lmi4 |
|----------------------------|-------------------------------------|------|-------|--------|
| Parameter | Description | Min | Max | - Unit |
| READ CYCLE | | | | |
| t _{RC} | Read Cycle Time | 70 | | ns |
| t _{AA} | Address to Data Valid | | 70 | ns |
| t _{OHA} | Data Hold from Address Change | 10 | | ns |
| t _{ACE} | CE LOW to Data Valid | | 70 | ns |
| t _{DOE} | OE LOW to Data Valid | | 35 | ns |
| t _{LZOE} | OE LOW to Low Z ^[6] | 5 | | ns |
| t _{HZOE} | OE HIGH to High Z ^[6, 7] | | 25 | ns |
| t _{LZCE} | CE LOW to Low Z ^[6] | 10 | | ns |
| t _{HZCE} | CE HIGH to High Z ^[6, 7] | | 25 | ns |
| t _{PU} | CE LOW to Power Up | 0 | | ns |
| t _{PD} | CE HIGH to Power Down | | 70 | ns |
| WRITE CYCLE ^[8] | • | | • | |
| t _{WC} | Write Cycle Time | 70 | | ns |
| t _{SCE} | CE LOW to Write End | 60 | | ns |
| t _{AW} | Address Setup to Write End | 60 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | ns |
| t _{SA} | Address Setup to Write Start | 0 | | ns |
| t _{PWE} | WE Pulse Width | 55 | | ns |
| t _{SD} | Data Setup to Write End | 30 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | ns |
| t _{LZWE} | WE HIGH to Low Z ^[6] | 5 | | ns |
| t _{HZWE} | WE LOW to High Z ^[6, 7] | | 25 | ns |

Notes


Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified loL/loH and 100-pF load capacitance.
 At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} for any given device.
 t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
 The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the write.



Data Retention Characteristics (Over the Operating Range)


| Parameter | Description | Conditions | Min | Typ ^[1] | Max | Unit |
|---------------------------------|--------------------------------------|---|-----------------|---------------------------|-----|------|
| V_{DR} | V _{CC} for Data Retention | | 2.0 | | | V |
| I _{CCDR} | Data Retention Current | No input may exceed | | | 20 | μΑ |
| t _{CDR} ^[4] | Chip Deselect to Data Retention Time | $V_{CC} + 0.3V$ $V_{CC} = V_{DR}$ | 0 | | | ns |
| t _R ^[9] | Operation Recovery Time | V _C C = V _{DR} CE > V _{CC} - 0.3V V _{IN} > V _{CC} - 0.3V or V _{IN} < 0.3V | t _{RC} | | | ns |

Data Retention Waveform




Switching Waveforms

Read Cycle No. 1^[10, 11]



Read Cycle No. 2 (OE Controlled)[11, 12]




- Full Device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 ms or stable at V_{CC(min)} ≥ 100 ms.
 Device is continuously selected. OE, CE = V_{IL}.
- 11. WE is HIGH for read cycle.
- 12. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)[13]




Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[13, 14]





Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)[13, 14]



Truth Table

| CE | OE | WE | I/O ₀ –I/O ₇ | Mode | Power |
|----|----|----|------------------------------------|----------------------------|----------------------------|
| Н | X | X | High Z | Power Down | Standby (I _{SB}) |
| L | L | Н | Data Out | Read | Active (I _{CC}) |
| L | Х | L | Data In | Write | Active (I _{CC}) |
| L | Н | Н | High Z | Selected, Outputs Disabled | Active (I _{CC}) |

Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|------------|-------------------|--------------------|---|--------------------|
| 70 | CY62148BNLL-70SXI | 51-85081 | 32-lead (450-Mil) Molded SOIC (Pb-Free) | Industrial |
| | CY62148BNLL-70ZXI | 51-85095 | 32-lead TSOP II (Pb-Free) | |

Note

Please contact your local Cypress sales representative for availability of these parts

Document Number: 001-06517 Rev. *C


^{1.} CY62148BNSL and CY62148BNLL are identical in specs.



Package Diagrams


Figure 1. 32-lead (450 Mil) Molded SOIC (51-85081)


32 LD (450 Mil) SOIC



DIMENSIONS IN INCHES[MM] MIN. MAX. PACKAGE WEIGHT 1.42gms

| | PARI # |
|---------|----------------|
| \$32.45 | STANDARD PKG. |
| SZ32.45 | LEAD FREE PKG. |






<u>DETAIL 'A'</u> 51-85095 *A



Package Diagrams (continued)

Figure 2. 32-Lead Thin Small Outline Package Type II (51-85095)

32 Lead TSOP TYPE II





Document History Page

| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
|------|---------|------------|--------------------|--|
| ** | 426504 | See ECN | NXR | New Data Sheet |
| *A | 485639 | See ECN | VKN | Corrected the typo in the Array size in the Logic Block Diagram |
| *B | 832320 | See ECN | NXR | Removed Commercial Operating Range Removed 32-lead Reverse TSOP II package from product offering Corrected the test condition typo error in Electrical Characteristics table Updated Ordering information table |
| *C | 2896152 | 03/18/2010 | AJU | Removed inactive parts from Ordering Information. Added Table of Contents. Updated Packaging Information Updated links in Sales, Solutions, and Legal Information. |

© Cypress Semiconductor Corporation, 2006-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-06517 Rev. *C

Revised March 19, 2010

Page 11 of 11

PSoC Designer™ and Programmable System-on-Chip™ are trademarks and PSoC® and CapSense® are registered trademarks of Cypress Semiconductor Corporation. Purchase of 1ºC components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips 1ºC Patent Rights to use these components in an 1ºC system, provided that the system conforms to the 1ºC Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors. More Battery Life is a trademark, and MoBL is a registered trademark, of Cypress Semiconductor. All products and company names mentioned in this document may be the trademarks of their respective holders.