## FEATURES:

- $5 \Omega$ bidirectional switches connect inputs to outputs
- Zero propagation delay, zero ground bounce
- Undershoot clamp diodes on all switch and control inputs
- Outputs precharge voltage to minimize signal distortion during live insertion
- TTL-compatible input and output levels
- Available in QSOP, SOIC, and TSSOP Packages


## DESCRIPTION

The QS3800 is a 10-bit high-speed CMOS bus switch controlled by a single enable $(\overline{\mathrm{ON}})$ input. When $\overline{\mathrm{ON}}$ is low, the switch is on and port A is connected to port $B$. When $\bar{O} \bar{N}$ is high, the switch between port $A$ and port B is open and portB is precharged to the Bias voltage. The low ON resistance ( $5 \Omega$ ) of the QS3800 allows inputs to be connected to outputs without adding propagation delay and without generating additional noise. The QS3800 also precharges the B port to a user-selectable bias voltage to minimize liveinsertion noise which is uselful in VME bus applications.

The QS3800 is characterized for operation at $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Description | Max. | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Supply Voltage to Ground | -0.5 to +7 | V |
| VBIAS | Bias Voltage Range | -0.5 to VcC | V |
| VTERM $^{(3)}$ | DC Input Voltage VIN | -0.5 to <br> $\mathrm{Vcc}+0.5$ | V |
| VAC | AC Input Voltage (pulse width $\leq 20 \mathrm{~ns})$ | -3 | V |
| lout | DC Output Current | 120 | mA |
|  | Input Clamp Current | -50 | mA |
| PmAX | Maximum Power Dissipation $\left(\mathrm{TA}_{\mathrm{A}}=85^{\circ} \mathrm{C}\right)$ | 0.5 | W |
| TSTG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc Terminals.
3. All terminals except Vcc .

## CAPACITANCE

$\left(\mathrm{T} A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{VIN}=0 \mathrm{~V}, \mathrm{~V}\right.$,

| Pins | Typ. | Max. ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: |
| Control Pins | 3 | 5 | pF |
| Quickswitch Channels (Switch OFF) | 5 | 7 | pF |

NOTE:

1. This parameter is guaranteed but not production tested.

## PIN DESCRIPTION

| Pin Names | $1 / 0$ | Description |
| :---: | :---: | :--- |
| $\mathrm{A} 0-\mathrm{A} 9$ | $\mathrm{I} / \mathrm{O}$ | Bus A |
| $\mathrm{B} 0-\mathrm{B} 9$ | $\mathrm{I} / \mathrm{O}$ | Bus B |
| $\overline{\mathrm{ON}}$ | I | Bus Switch Enable |
| VBIAS | I | Bias Voltage |

FUNCTION TABLE (1)

| $\overline{\mathrm{ON}}$ | Bo- B9 | Function |
| :---: | :---: | :---: |
| L | A0-A9 | Connect |
| H | VBIAS | Disconnect |

## NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Industrial: $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Voltage | Guaranteed Logic HIGH for Control Pins | 2 | - | - | V |
| VIL | Input LOW Voltage | Guaranteed Logic LOW for Control Pins | - | - | 0.8 | V |
| VBIAS | Bias Voltage | $\mathrm{Vcc}=5 \mathrm{~V}$ | 1.3 | - | Vcc | V |
| 10 | Bias Current | $\mathrm{VcC}=4.5 \mathrm{~V}, \mathrm{VBIAS}=2.4 \mathrm{~V}, \mathrm{Vo}=0, \overline{\mathrm{ON}}=\mathrm{HIGH}$ | 0.25 | - | - | mA |
| lin | Input Leakage Current (Control Inputs) | $\mathrm{OV} \leq \mathrm{VIN} \leq \mathrm{Vcc}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| loz | Off-State Current (Hi-Z) | OV $\leq$ Vout $\leq$ Vcc | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Ron | Switch ON Resistance | $\mathrm{Vcc}=\mathrm{Min} ., \mathrm{VIN}=0 \mathrm{~V}$, $\mathrm{ION}=30 \mathrm{~mA}$ | - | 5 | 7 | $\Omega$ |
| Ron | Switch ON Resistance | $\mathrm{VcC}=$ Min., VIN $=2.4 \mathrm{~V}$, $\mathrm{ION}=15 \mathrm{~mA}$ | - | 10 | 15 | $\Omega$ |

## NOTE:

1. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$.

## TYPICAL ON RESISTANCE vs Vin AT Vcc = 5V



## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ICCQ | Quiescent Power Supply Current | Vcc = Max., VIN = GND or Vcc, $f=0$ | 0.2 | 3 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{lcc}$ | Power Supply Current per Control Input HIGH | V cc $=$ Max., V IN $=3.4 V^{(3)}, \mathrm{f}=0$ | - | 2.5 | mA |
| ICCD | Dynamic Power Supply Current per MHz ${ }^{(4)}$ | Vcc = Max., A and B pins open, <br> Data Inputs = GND <br> Control Inputs Toggling at 50\% Duty Cycle | - | 0.25 | $\mathrm{mA} / \mathrm{MHz}$ |

## NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient.
3. Per TLL driven input $(\mathrm{V} I N=3.4 \mathrm{~V}$, control inputs only). A and B pins do not contribute to $\Delta \mathrm{lcc}$.
4. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A and B inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$
CLOAD $=50 \mathrm{pF}$, RLOAD $=500 \Omega$ unless otherwise noted.

| Symbol | Parameter | Test Conditions | Min. ${ }^{(1)}$ | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| tPLH <br> tPHL | Data Propagation Delay ${ }^{(1,2)}$ <br> A to B or B to A |  | - | 0.25 | - |  |
| tPZL <br> tPZH | Switch Turn-on Delay <br> $\overline{\text { ON }}$ to A or B | VBIAS $=3 V$, <br> VBIAS $=$ GND | 1.5 | - | ns |  |
| tPLZ <br> tPHZ | Switch Turn-off Delay <br> $\overline{\text { ON }}$ to A or B | VBIAS $=3 V$, <br> VBIAS $=$ GND | 1.5 | ns |  |  |

## NOTES:

1. This parameter is guaranteed but not production tested.
2. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for $\mathrm{CL}=50 \mathrm{pF}$. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

## ORDERING INFORMATION



Industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

Small Outline IC (SO24-2)
Quarter-Size Outline Package (SO24-8)
Thin Shrink Small Outline Package (SO24-9)

High Speed CMOS 10-Bit QuickSwitch with Precharged Outputs

CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

[^0]
[^0]:    *To search for sales office near you, please click the sales button found on our home page or dial the 800\# above and press 2. The IDT logo, QuickSwitch, and SynchroSwitch are registered trademarks of Integrated Device Technology, Inc.

