

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

Sym.	Parameter	Test Conditions <sup>1</sup>	'FCT841A/843A				'FCT841B/843B			
			MIL		COM'L		MIL		COM'L	
			Min. <sup>2</sup>	Max.	Min. <sup>2</sup>	Max.	Min. <sup>2</sup>	Max.	Min. <sup>2</sup>	Max.
$t_{PLH}$ $t_{PHL}$	Propagation Delay D <sub>i</sub> to Y <sub>i</sub> (LE = HIGH)	$C_L = 50\text{pF}$ $R_L = 500\Omega$		10.0		9.0		7.5		6.5
		$C_L = 300\text{pF}^3$ $R_L = 500\Omega$		15.0		13.0		15.0		13.0
$t_{SU}$	Data to LE Set-up Time	$C_L = 50\text{pF}$	2.5		2.5		2.5		2.5	
$t_H$	Data to LE Hold Time	$R_L = 500\Omega$	3.0		2.5		2.5		2.5	
$t_{PLH}$ $t_{PHL}$	Propagation Delay LE to Y <sub>i</sub>	$C_L = 50\text{pF}$ $R_L = 500\Omega$		13.0		12.0		10.5		8.0
		$C_L = 300\text{pF}^3$ $R_L = 500\Omega$		20.0		16.0		18.0		15.5
$t_{PLH}$	Propagation Delay $\overline{\text{PRE}}$ to Y <sub>i</sub>	$C_L = 50\text{pF}$ $R_L = 500\Omega$		14.0		12.0		10.0		8.0
$t_{RBM}$	Recovery Time $\overline{\text{PRE}}$ to Y <sub>i</sub>			17.0		14.0		13.0		10.0
$t_{PHL}$	Propagation Delay CLR to Y <sub>i</sub>			14.0		13.0		11.0		10.0
$t_{RBM}$	Recovery Time CLR to Y <sub>i</sub>			17.0		14.0		10.0		10.0
$t_w$	LE Pulse Width <sup>3</sup> HIGH			5.0		4.0		4.0		4.0
$t_w$	$\overline{\text{PRE}}$ Pulse Width <sup>3</sup> LOW			7.0		5.0		4.0		4.0
$t_w$	CLR Pulse Width <sup>3</sup> LOW			5.0		4.0		4.0		4.0
$t_{PZH}$ $t_{PZL}$	Output Enable Time OE to Y <sub>i</sub>		$C_L = 50\text{pF}$ $R_L = 500\Omega$		13.0		11.5		8.5	
		$C_L = 300\text{pF}^3$ $R_L = 500\Omega$		25.0		23.0		15.0		14.0
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time OE to Y <sub>i</sub>	$C_L = 5\text{pF}^3$ $R_L = 500\Omega$		9.0		7.0		6.5		6.0
		$C_L = 50\text{pF}$ $R_L = 500\Omega$		10.0		8.0		7.5		7.0

1564 Tbl 09

**Notes:**

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameters are guaranteed but not tested.

**DC CHARACTERISTICS** (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ <sup>1</sup>	Max	Units	Conditions
$I_{CC}$	Quiescent Power Supply Current (CMOS inputs)	.003	0.3	mA	$V_{CC} = \text{MAX}$ , $V_{IN} \leq 0.2V$ or $f_1 = 0$ , Outputs Open
$\Delta I_{CC}$	Quiescent Power Supply Current (TTL inputs)		2.0	mA	$V_{CC} = \text{MAX}$ , $V_{IN} = 3.4V^2$ , $f = 0$ , Outputs Open
$I_{CCD}$	Dynamic Power Supply Current <sup>3</sup>	0.15	0.25	mA/ mHz	$V_{CC} = \text{MAX}$ , One Input Toggling, 50% Duty Cycle, Outputs Open, $\overline{OE} = \text{GND}$ , $LE = V_{CC}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		1.7	4.0	mA	$V_{CC} = \text{MAX}$ , 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 10\text{MHz}$ , $\overline{OE} = \text{GND}$ , $LE = V_{CC}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
$I_C$	Total Power Supply Current <sup>5</sup>	2.0	5.0	mA	$V_{CC} = \text{MAX}$ , 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 10\text{MHz}$ , $\overline{OE} = \text{GND}$ , $LE = V_{CC}$ , $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$
		3.2	6.5 <sup>4</sup>	mA	$V_{CC} = \text{MAX}$ , 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5\text{MHz}$ , $\overline{OE} = \text{GND}$ , $LE = V_{CC}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		5.2	14.5 <sup>4</sup>	mA	$V_{CC} = \text{MAX}$ , 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5\text{MHz}$ , $\overline{OE} = \text{GND}$ , $LE = V_{CC}$ , $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$
					$\overline{OE} = \text{GND}$ , $LE = V_{CC}$ , $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$

1564 Tbl 08

**Notes:**

- Typical values are at  $V_{CC} = 3.3V$ ,  $+25^\circ\text{C}$  ambient.
- Per TTL driven input ( $V_{IN} = 2.7V$ ); all other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
- $$I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$$

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_1/2 + f_1 N_1)$$

$$I_{CC} = \text{Quiescent Current with CMOS input levels}$$

$$\Delta I_{CC} = \text{Power Supply Current for a TTL High Input}$$

$$(V_{IN} = 2.7V)$$

- $D_H$  = Duty Cycle for TTL Inputs High  
 $N_T$  = Number of TTL Inputs at  $D_H$   
 $I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 $f_0$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 $f_1$  = Input Frequency  
 $N_1$  = Number of Inputs at  $f_1$   
 All currents are in milliamps and all frequencies are in megahertz



## ABSOLUTE MAXIMUM RATINGS<sup>(1,2)</sup>

Symbol	Parameter	Value	Unit
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Ambient Temperature Under Bias	-65 to +135	°C
V <sub>CC</sub>	V <sub>CC</sub> Potential to Ground	-0.5 to +7.0	V
I <sub>IN</sub>	Input Current	-30 to +5.0	mA

**Notes:**

- Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature-range.

## RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

Symbol	Parameter	Value	Unit
I <sub>OUTPUT</sub>	Current Applied to Output	120	mA
V <sub>IN</sub>	Input Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>OUT</sub>	Voltage Applied to Output	-0.5 to V <sub>CC</sub> + 0.5	V

- Unused inputs must always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground.

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol	Parameter	Min	Typ <sup>1</sup>	Max	Units	V <sub>CC</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		
V <sub>IL</sub>	Input LOW Voltage			0.8	V		
V <sub>H</sub>	Hysteresis		0.35		V		All inputs
V <sub>CD</sub>	Input Clamp Diode Voltage		-0.7	-1.2	V	MIN	I <sub>IN</sub> = -18mA
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = 0.2V, or V <sub>CC</sub> - 0.2V		V <sub>CC</sub> - 0.2	V <sub>CC</sub>	V	I <sub>OH</sub> = -32µA
		Military/Commercial (CMOS)		V <sub>CC</sub> - 0.2	V <sub>CC</sub>	V	MIN I <sub>OH</sub> = -300µA
		Military (TTL)		2.4	4.3	V	MIN I <sub>OH</sub> = -12mA
		Commercial (TTL)		2.4	4.3	V	MIN I <sub>OH</sub> = -15mA
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = 0.2V, or V <sub>CC</sub> - 0.2V		GND	0.2	V	I <sub>OL</sub> = 300µA
		Military/Commercial (CMOS)		GND	0.2	V	MIN I <sub>OL</sub> = 300µA
		Military (TTL)		0.3	0.5	V	MIN I <sub>OL</sub> = 32mA
		Commercial (TTL)		0.3	0.5	V	MIN I <sub>OL</sub> = 48mA
Commercial (TTL)		0.3	0.5	V	MIN I <sub>OL</sub> = 64mA		
I <sub>IH</sub>	Input HIGH Current			5	µA	MAX	V <sub>IN</sub> = V <sub>CC</sub>
I <sub>IL</sub>	Input LOW Current			-5	µA	MAX	V <sub>IN</sub> = GND
I <sub>IH</sub>	Input HIGH Current <sup>3</sup>			5	µA	MAX	V <sub>IN</sub> = 2.7V
I <sub>IL</sub>	Input LOW Current <sup>3</sup>			-5	µA	MAX	V <sub>IN</sub> = 0.5V
I <sub>OZH</sub>	Off State I <sub>OUT</sub> HIGH-Level Output Current			10	µA	MAX	V <sub>OUT</sub> = V <sub>CC</sub>
I <sub>OZL</sub>	Off State I <sub>OUT</sub> LOW-Level Output Current			-10	µA	MAX	V <sub>OUT</sub> = GND
I <sub>OZH</sub>	Off State I <sub>OUT</sub> HIGH-Level Output Current <sup>3</sup>			10	µA	MAX	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Off State I <sub>OUT</sub> LOW-Level Output Current <sup>3</sup>			-10	µA	MAX	V <sub>OUT</sub> = 0.5V
I <sub>OS</sub>	Output Short Circuit Current <sup>2</sup>	-75	-120	-225	mA	MAX	V <sub>OUT</sub> = 0.0V
C <sub>IN</sub>	Input Capacitance <sup>3</sup>		5	10	pF	MAX	All inputs
C <sub>OUT</sub>	Output Capacitance <sup>3</sup>		9	12	pF	MAX	All outputs

**Notes:**

- Typical limits are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = +25°C ambient.
- Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

- operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.
- This parameter is guaranteed but not tested.

## PIN DESCRIPTION

Name	I/O	Description
$\overline{\text{CLR}}$	I	When $\overline{\text{CLR}}$ is low, the outputs are LOW if $\overline{\text{OE}}$ is LOW. When $\overline{\text{CLR}}$ is HIGH, data can be entered into the latch.
$\text{D}_1$	I	The latch data inputs.
LE	I	The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition.
$\text{Y}_1$	O	The three-state latch outputs.
$\overline{\text{OE}}$	I	The output enable control. When $\overline{\text{OE}}$ is LOW, the outputs are enabled. When $\overline{\text{OE}}$ is HIGH, the outputs $\text{Y}_1$ are in the high-impedance (off) state.
$\overline{\text{PRE}}$	I	Preset line. When $\overline{\text{PRE}}$ is LOW, the outputs are HIGH if $\overline{\text{OE}}$ is LOW. Preset overrides CLR.

1564 Tbl 01

FUNCTION TABLES §  
FCT841/843


Inputs					Internal	Outputs	Function
$\overline{\text{CLR}}$	$\overline{\text{PRE}}$	$\overline{\text{OE}}$	LE	$\text{D}_1$	$\text{O}_1$	$\text{Y}_1$	
H	H	H	X	X	X	Z	High Z
H	H	H	H	L	L	Z	High Z
H	H	H	H	H	H	Z	High Z
H	H	H	L	X	NC	Z	Latched (High Z)
H	H	L	H	L	L	L	Transparent
H	H	L	H	H	H	H	Transparent
H	H	L	L	X	NC	NC	Latched
H	L	L	X	X	H	H	Preset
L	H	L	X	X	L	L	Clear
L	L	L	X	X	H	H	Preset
L	H	H	L	X	L	Z	Latched (High Z)
H	L	H	L	X	H	Z	Latched (High Z)

§ H = HIGH, L = LOW, X = Don't care, NC = No Change, Z = High Impedance.


1564 Tbl 02

LOGIC SYMBOLS


'FCT841 (10-Bit Latch)



PIN CONFIGURATIONS





DIP (D4,P4)  
SOIC (S4)




LCC (L5-1)

1564 02

'FCT843 (9-Bit Latch)



DIP (D4,P4)  
SOIC (S4)



LCC (L5-1)

1564 03

# P54/74FCT841A/B – (P54/74PCT841A/B) P54/74FCT843A/B – (P54/74PCT843A/B) BUS INTERFACE LATCHES

## ★ FEATURES

- Function, Pinout and Drive Compatible with the FCT, F and AM29841/843 Logic
- FCT-A speed at 9.0ns max. (Com'I)  
FCT-B speed at 6.5ns max. (Com'I)
- CMOS  $V_{OH}$  Levels for Low Power Consumption  
— Typically 1/3 of FAST Bipolar Logic
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD protection exceeds 2000V
- Inputs and Outputs Interface Directly with TTL, NMOS and CMOS Devices
- Outputs Meet Levels Required for CMOS Static RAM Low Power Standby Mode
- 48 mA Sink Current (Com'I), 32 mA (Mil)  
15 mA Source Current (Com'I), 12 mA (Mil)
- Buffered Common Clear and Preset Input
- High Speed Parallel Latches
- Buffered Common Latch Enable Input
- Manufactured In 0.8 micron PACE Technology™

## ★ DESCRIPTION


The 'FCT840 series bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The 'FCT841 is a buffered 10-bit wide version of the 'FCT373 function. The 'FCT843 is a 9-bit wide buffered latch with Preset (PRE) and Clear (CLR) controls making it ideal for parity bus interfacing in high-performance systems.

The 'FCT800 high performance interface family is designed for high-capacitance load drive capability while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high impedance state.

The 'FCT840 interface family are manufactured using PACE Technology which is Performance Advanced CMOS Engineered to use 0.7 micron effective channel lengths giving 400 picosecond loaded\* internal gate delays. PACE Technology includes two-level metal and epitaxial substrates. In addition to very high performance and very high density, the technology features latch-up protection, single event upset protection, and is supported by a Class 1 environment volume production facility.

\* For a fan-in/fan-out of 4, at 85°C junction temperature and 5.0V.

## ★ FUNCTIONAL BLOCK DIAGRAM



9