SRAM

32K x 8 SRAM

LOW VOLTAGE

FEATURES

OPTIONS

- · All I/O pins are 5V tolerant
- High speed: 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +3.3V ±0.3V power supply
- Easy memory expansion with CE and OE options
- All inputs and outputs are TTL-compatible
- Complies to JEDEC low-voltage TTL standards

MARKING

Timing	
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
35ns access	-35
 Packages Plastic DIP (300 mil) 	None
Plastic SOJ (300 mil)	DJ
 2V data retention Low power	L P
• Temperature Commercial (0°C to +70°C) Industrial (-40°C to +85°C) Automotive (-40°C to +125°C) Extended (-55°C to +125°C)	None IT AT XT

Part Number Example: MT5LC2568DJ-25 P

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

GENERAL DESCRIPTION

The MT5LC2568 is organized as a 32,768 x 8 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) and output enable (OE) with this organization. These enhancements can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable (WE) and $\overline{\text{CE}}$ inputs are both LOW. Reading is accomplished when $\overline{\text{WE}}$ remains HIGH and $\overline{\text{CE}}$ and $\overline{\text{OE}}$ go


PIN 28-Pii		IMENT (Top 28-P	View) 'in SOJ					
(SA	-4)	(SD-2)						
A14 1	28 T Voc	A14 🛭 1	28 D Vcc					
A12 [2	27 WE	A12 [2	27 D WE					
A7 [] 3	26 T A13	A7 [3	26 A13					
A6 [] 4	25 A8	A6 C 4	25 D A8					
A5 [5	24] A9	A5 [5 A4 [6	24 D A9 23 D A11					
A4 [] 6	23 A11	A4 U 6 A3 🛮 7	23 A11 22 OE					
A3 [] 7	22 OE	A2 🛮 8	21 A10					
A2 [8	21 A10	A1 🗗 9	20 DE					
A1 [9	20] CE	A0 [10	19 DQ8					
A0 [10	19] DQ8	DQ1 [11 DQ2 [12	18 DQ7 17 DQ6					
DQ1 [11	18] DQ7	DQ3 [] 13	16 D DQ5					
DQ2 [12	17 DQ6	Vss 🛘 14	15 DQ4					
DQ3 [13	16 DQ5							
Vss [14	15 DQ4							
	_							

LOW. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.

The "P" version provides a reduction in both operating current (Icc) and TTL standby current (Isb). The latter is achieved through the use of gated inputs on the \overline{WE} , \overline{OE} and address lines, which also facilitates the design of battery-backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

The MT5C2568 operates from a single +3.3V power supply and all inputs and outputs are fully TTL-compatible and 5V tolerant. These low-voltage parts are ideal for mixed 3.3V and 5V systems.

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	ŌĒ	CE	WE	DQ	POWER
STANDBY	Х	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
NOT SELECTED	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss.	0.5V to +4.6V
V _{IN}	0.5V to +6.0
Storage Temperature (plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_A \le 70^{\circ}C; Vcc = 3.3V \pm 0.3V)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vін	2.0	5.5	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-1	1	μА	
Output Leakage Current	Output(s) disabled 0V ≤ Vouт ≤ Vcc	ILo	-1	1	μА	
Output High Voltage	loн = -4.0mA	Voн	2.4		٧	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	٧	1
Supply Voltage		Vcc	3.0	3.6	٧	1

					MAX						
DESCRIPTION	CONDITIONS	SYM	VER	ТҮР	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating		lcc	STD	73	125	110	95	90	85	mA	3, 14
f = MAX = $1/{}^{1}RC$	ICC	Р	39	-	65	55	50	50	mA		
Power Supply	Power Supply Current: Standby CE ≥ ViH; Vcc = MAX outputs open f = MAX = 1/tRC CE ≥ Vcc - 0.2V; Vcc = MAX	outputs open IsB1	STD	17	35	30	25	25	25	mA	14
Current. Standby			Р	8	-	18	15	12	12	mA	14
		lana	STD	1.0	3	3	3	3	5	mA	14
Vin ≥ Vcc - 0.2V	Vin \geq Vcc - 0.2V or Vin \leq Vss + 0.2V	ISB2	Р	300	-	750	750	750	1,500	μΑ	14

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz	Cı	6	pF	4
Output Capacitance	Vcc = 3.3V	Co	6	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13) (0°C \leq T_A \leq 70°C; Vcc = 3.3V \pm 0.3V)

DESCRIPTION		-1	12		-15 -20		20	-25		-35			
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle										·			
READ cycle time	^t RC	12		15		20		25		35		ns	
Address access time	†AA		12		15		20	i -	25		35	ns	
Chip Enable access time	^t ACE		12		15		20		25		35	ns	
Output hold from address change	¹OH	3		3		3		3		3		ns	
Output hold from address change	†OH	_		4		4		4		4		ns	16
Chip Enable to output in Low-Z	'LZCE	3		3		3		3		3		ns	7
Chip Enable to output in Low-Z	†LZCE	-		4		4		4		4		ns	16
Chip disable to output in High-Z	¹HZCE		6		8		9		9		15	ns	6, 7
Chip Enable to power-up time	¹PU	0		0		0		0		0		ns	
Chip disable to power-down time	tPD		12		15		20		25		35	ns	
Output Enable access time	†AOE		6		7		8		8		12	ns	
Output Enable to output in Low-Z	[†] LZOE	0		0		0		0		0		ns	
Output disable to output in High-Z	†HZOE		6		6		7		7		10	ns	6
WRITE Cycle											·		
WRITE cycle time	'WC	12	T	15		20		25		35		ns	
Chip Enable to end of write	tCW	8		10		12		15		20		ns	
Address valid to end of write	^t AW	8		10		12		15		20		ns	
Address setup time	†AS	0		0		0		0		0		ns	
Address hold from end of write	^t AH	1		1		1		1		_ 1_		ns	
Address hold from end of write	¹ AH	~		0		0		0		0		ns	16
WRITE pulse width	^t WP1	8		10		12		15		20		ns	1
WRITE pulse width	tWP2	12		12		15		15		20		ns	
Data setup time	^t DS	7		8		10		10		15		ns	
Data hold time	^t DH	0		0		0		0		0		ns	
Write disable to output in Low-Z	^t LZWE	3		3		3		3]	3		ns	7
Write Enable to output in High-Z	¹HZWE		6		7		8		10		12	ns	6,7



AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2






Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


- 1. All voltages referenced to Vss (GND).
- 2. Overshoot: V_{IH} ≤ +6.0V for t ≤ ^tRC/2 Undershoot: V_{IL} ≥ -2.0V for t ≤ ^tRC/2 Power-up: V_{IH} ≤ +6.0V and V_{CC} ≤ 3.1V for t ≤ 200msec.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
- At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE and ^tHZWE is less than ^tLZWE
- 8. $\overline{\text{WE}}$ is HIGH for READ cycle.

- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet.
- 14. Typical values are measured at 3.3V, 25°C and 20ns cycle time for P, 15ns for STD.
- 15. Typical currents are measured at 25°C.
- This timing specification is valid only for P (low power) parts.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

			- · ·					
DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
Vcc for Retention Data		VDR	2			V		
Data Retention Current L version	$\overline{\text{CE}} \ge \text{Vcc} - 0.2\text{V}$ Other inputs: $V \text{IN} \ge \text{Vcc} - 0.2\text{V}$ or $V \text{IN} \le V \text{ss} + 0.2\text{V}$ $V \text{cc} = 2\text{V}$	ICCDR		310	500	μА	15	
Data Retention Current LP version	CE ≥ Vcc -0.2V Vcc = 2V	ICCDR		195	350	μА	15	
Chip Deselect to Data Retention Time		†CDR	0			ns	4	
Operation Recovery Time		^t R	^t RC			ns	4, 11	


LOW Vcc DATA RETENTION WAVEFORM



READ CYCLE NO. 18,9




READ CYCLE NO. 2 7, 8, 10






WRITE CYCLE NO. 1 12 (Chip Enable Controlled)




WRITE CYCLE NO. 2 12 (Write Enable Controlled)



DON'T CARE

NOTE: Output enable (\overline{OE}) is inactive (HIGH).

WRITE CYCLE NO. 3 7, 12 (Write Enable Controlled)



NOTE: Output enable (OE) is active (LOW).