

QUAD PARALLEL REGISTER WITH ENABLE


- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED POSITIVE EDGE-TRIGGERED CLOCK
- BUFFERED COMMON ENABLE INPUT
- TRUE AND COMPLEMENT OUTPUT
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

DESCRIPTION


The T74LS379 is a 4-Bit Register with buffered common Enable. This device is similar to the T74LS175 but feature the common Enable rather than common Master Reset.

PIN NAMES


\bar{E}	ENABLE (active LOW) INPUT
D_0 - D_3	DATA INPUTS
CP	CLOCK (active HIGH going edge) INPUT
Q_0 - Q_3	TRUE OUTPUTS
\bar{Q}_0 - \bar{Q}_3	COMPLEMENTS OUTPUTS



PIN CONNECTION (top view)



LOGIC SYMBOL AND LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	- 0.5 to 7	V
V _I	Input Voltage, Applied to Input	- 0.5 to 15	V
V _O	Output Voltage, Applied to Output	- 0.5 to 10	V
I _I	Input Current, into Inputs	- 30 to 5	mA
I _O	Output Current, into Outputs	60	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

GUARANTEED OPERATING RANGE

Part Numbers	Supply Voltage			Temperature
	Min.	Typ.	Max.	
T74LS379XX	4.75 V	5.0 V	5.25 V	0 °C to + 70 °C

XX = package type.

FUNCTIONAL DESCRIPTION

The LS379 consist of four edge-triggered D-type flip-flops with individual D inputs and Q outputs. The Clock (CP) and Enable (\bar{E}) inputs are common to all flip-flops.

When the \bar{E} input is HIGH, the register will retain the present data independent of the CP input.

TRUTH TABLE

\bar{E}	CP	D _n	Q _n	\bar{Q}_n
H	┐	X	No change	No Change
L	┐	H	H	L
L	┐	L	L	H

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Parameter	Limits			Test Condition (note 1)	Unit	
		Min.	Typ. (*)	Max.			
V _{IH}	Input HIGH Voltage	2.0			Guaranteed Input HIGH Voltage for All Inputs	V	
V _{IL}	Input LOW Voltage			0.8	Guaranteed Input LOW Voltage for All Inputs	V	
V _{CD}	Input Clamp Diode Voltage		- 0.65	- 1.5	V _{CC} = MIN, I _{IN} = -18 mA	V	
V _{OH}	Output HIGH Voltage	2.7	3.4		V _{CC} = MIN, I _{OH} = - 400 μ A V _{IN} = V _{IH} or V _{IL} per Truth Table	V	
V _{OL}	Output LOW Voltage		0.25	0.4	I _{OL} = 4.0 mA	V _{CC} = MIN, V _{IN} = V _{IH} or V _{IL} per Truth Table	V
			0.35	0.5	I _{OL} = 8.0 mA		V
I _{IH}	Input HIGH Current			20	V _{CC} = MAX, V _{IN} = 2.7 V	μ A	
	Input HIGH Current at MAX Input Voltage E, D ₀ -D ₃ , CP			0.1	V _{CC} = MAX, V _{IN} = 7.0 V	mA	
I _{IL}	Input LOW Current E, D ₀ -D ₃ , CP			- 0.4	V _{CC} = MAX, V _{IN} = 0.4 V	mA	
I _{OS}	Output Short Circuit Current (note 2)	- 20		- 100	V _{CC} = MAX, V _{OUT} = 0 V	mA	
I _{CC}	Power Supply Current		11	16	V _{CC} = MAX	mA	

Notes : 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. Not more than one output should be shorted at a time.
(*) Typical values are at V_{CC} = 5.0 V, T_A = 25 °C.

AC CHARACTERISTICS : T_A = 25 °C


Symbol	Parameter	Limits			Test Conditions	Unit
		Min.	Typ.	Max.		
t _{PLH}	CP to Output		17	27	Fig. 1 V _{CC} = 5.0 V C _L = 15 pF	ns
t _{PHL}	CP to Output		18	27		ns
f _{MAX}	Maximum Clock Frequency	30	40			MHz

AC SET-UP REQUIREMENTS : $T_A = 25\text{ }^\circ\text{C}$

Symbol	Parameter	Limits			Test Conditions	Unit
		Min.	Typ.	Max.		
t_s	Set-up Time, Data to Clock (HIGH or LOW)	20			Fig. 1	$V_{CC} = 5.0\text{ V}$
t_h	Hold Time, Data to Clock (HIGH or LOW)	5			Fig. 1	
t_s	Set-up Time, Enable to Clock	30			Fig. 1	
t_h	Hold Time, Enable to Clock	5			Fig. 1	
t_{wCP}	Minimum Clock Pulse Width	17	10			

AC WAVEFORMS

Figure 1 : Clock to Output Delays, Clock Pulse Width, Frequency, Set-up and Hold Times Data, Enable to Clock.



* The shaded areas indicate when the input is permitted to change for predictable output performance.

DEFINITION OF TERMS :

SET-UP TIME (t_s) - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD-TIME (t_h) - is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.