

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- *DOC™* (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ± 24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class I
- Packaged in Thin Shrink Small-Outline Package

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number SCEA009.




Figure 1. Output Voltage vs Output Current

This 22-bit flip-flop is designed for 3-V to 3.6-V V_{CC} operation.

The 22 flip-flops of the SN74AVCQ16722 are edge-triggered D-type flip-flops with a clock-enable ($\overline{\text{CLKEN}}$) input. On the positive transition of the clock (CLK) input, the device stores data into the flip-flops if $\overline{\text{CLKEN}}$ is low. If $\overline{\text{CLKEN}}$ is high, no data is stored.

A buffered output-enable ($\overline{\text{OE}}$) input places the 22 outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. $\overline{\text{OE}}$ does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DOC, EPIC, and Widebus are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2000, Texas Instruments Incorporated

SN74AVCQ16722
22-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES330 – APRIL 2000

description (continued)


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVCQ16722 is characterized for operation from 0°C to 70°C.

terminal assignments

DGG PACKAGE
(TOP VIEW)




NC – No internal connection



FUNCTION TABLE
 (each flip-flop)

| INPUTS | | | | OUTPUT |
|-----------------|--------------------|------------|---|--------|
| \overline{OE} | \overline{CLKEN} | CLK | D | Q |
| L | H | X | X | Q_0 |
| L | L | \uparrow | H | H |
| L | L | \uparrow | L | L |
| L | L | L or H | X | Q_0 |
| H | X | X | X | Z |

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | |
|---|----------------------------|
| Supply voltage range, V_{CC} | –0.5 V to 4.6 V |
| Input voltage range, V_I (see Note 1) | –0.5 V to 4.6 V |
| Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1) | –0.5 V to 4.6 V |
| Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2) | –0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, I_{IK} ($V_I < 0$) | –50 mA |
| Output clamp current, I_{OK} ($V_O < 0$) | –50 mA |
| Continuous output current, I_O | ± 50 mA |
| Continuous current through each V_{CC} or GND | ± 100 mA |
| Package thermal impedance, θ_{JA} (see Note 3) | 55°C/W |
| Storage temperature range, T_{stg} | –65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
 2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
 3. The package thermal impedance is calculated in accordance with JESD 51.

SN74AVCQ16722
22-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES330 – APRIL 2000

recommended operating conditions (see Note 4)

| | | MIN | MAX | UNIT | |
|------------------|------------------------------------|--------------|-----|-----------------|---|
| V _{CC} | Supply voltage | 3 | 3.6 | V | |
| V _{IH} | High-level input voltage | 2 | | V | |
| V _{IL} | Low-level input voltage | | 0.8 | V | |
| V _I | Input voltage | 0 | 3.6 | V | |
| V _O | Output voltage | Active state | 0 | V _{CC} | V |
| | | 3-state | 0 | 3.6 | |
| I _{OHS} | Static high-level output current† | | -12 | mA | |
| I _{OLS} | Static low-level output current† | | 12 | mA | |
| Δt/Δv | Input transition rise or fall rate | | 5 | ns/V | |
| T _A | Operating free-air temperature | 0 | 70 | °C | |

† Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 3.3-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number **SCEA006**, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number **SCEA009**.

NOTES: 4. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating conditions (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | V _{CC} | MIN | TYP‡ | MAX | UNIT |
|------------------|----------------|---|-----------------|----------------------|------|-----|------|
| V _{OH} | | I _{OHS} = -100 μA | 3 V to 3.6 V | V _{CC} -0.2 | | | V |
| | | I _{OHS} = -12 mA, V _{IH} = 2 V | 3 V | 2.3 | | | |
| V _{OL} | | I _{OLS} = 100 μA | 3 V to 3.6 V | 0.2 | | | V |
| | | I _{OLS} = 12 mA, V _{IL} = 0.8 V | 3 V | 0.7 | | | |
| I _I | Control inputs | V _I = V _{CC} or GND | 3.6 V | ±2.5 | | | μA |
| I _{off} | | V _I = 0 or 3.6 V | 0 | ±10 | | | μA |
| I _{OZ} | | V _O = V _{CC} or GND | 3.6 V | ±10 | | | μA |
| I _{CC} | | V _I = V _{CC} or GND, I _O = 0 | 3.6 V | 40 | | | μA |
| C _i | Control inputs | V _I = V _{CC} or GND | 3.3 V | 3.5 | | | pF |
| | Data inputs | | | 2 | | | |
| C _o | Outputs | V _O = V _{CC} or GND | 3.3 V | 5.5 | | | pF |

‡ Typical values are measured at T_A = 25°C.

timing requirements over recommended operating conditions (unless otherwise noted) (see Figure 2)

| | | MIN | MAX | UNIT |
|--------------------|---------------------------------|-------------------|-----|------|
| f _{clock} | Clock frequency | | 200 | MHz |
| t _w | Pulse duration, CLK high or low | 2.5 | | ns |
| t _{su} | Setup time | Data before CLK↑ | 2.5 | ns |
| | | CLKEN before CLK↑ | 1.4 | |
| t _h | Hold time | Data after CLK↑ | 0 | ns |
| | | CLKEN after CLK↑ | 1.2 | |



switching characteristics over recommended operating conditions (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN | MAX | UNIT |
|-----------|-----------------|-------------|-----|-----|------|
| f_{max} | | | 200 | | MHz |
| t_{pd} | CLK | Q | 1.7 | 4.3 | ns |
| t_{en} | \overline{OE} | Q | 1.4 | 4.3 | ns |
| t_{dis} | \overline{OE} | Q | 1.2 | 3.4 | ns |


operating characteristics, $T_A = 25^\circ\text{C}$

| PARAMETER | | TEST CONDITIONS | TYP | UNIT |
|--|------------------|-------------------------------|-----|------|
| C_{pd} Power dissipation capacitance | Outputs enabled | $C_L = 0, f = 10 \text{ MHz}$ | 115 | pF |
| | Outputs disabled | | 85 | |

SN74AVCQ16722
22-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS


SCES330 – APRIL 2000

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


| TEST | S1 |
|-------------------|-------------------|
| t_{pd} | Open |
| t_{PLZ}/t_{PZL} | $2 \times V_{CC}$ |
| t_{PHZ}/t_{PZH} | GND |




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.